{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T16:15:20Z","timestamp":1725725720303},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,9]]},"DOI":"10.1109\/patmos.2015.7347591","type":"proceedings-article","created":{"date-parts":[[2015,12,8]],"date-time":"2015-12-08T22:20:17Z","timestamp":1449613217000},"page":"82-88","source":"Crossref","is-referenced-by-count":6,"title":["Unified Power Format (UPF) methodology in a vendor independent flow"],"prefix":"10.1109","author":[{"given":"Emilie","family":"Garat","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"David","family":"Coriat","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Edith","family":"Beigne","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Leandro","family":"Stefanazzi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","article-title":"Low power verification flow to ease the pain in implementing MTCMOS based MSMV wireless design","author":"saini","year":"2009","journal-title":"Cadence Conference CDNLive"},{"key":"ref3","first-page":"137","article-title":"Failing to fail- achieving Success in advanced low power design using UPF","author":"koster","year":"2014","journal-title":"International Symposium on Low Power Electronics and Design"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISSOC.2007.4427451"},{"journal-title":"Unified Power Format (UPF 2 0) Standard IEEE standard for design and verification of low power integrated circuits","year":"2009","key":"ref6"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICAECC.2014.7002460"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IEDEC.2013.6526754"},{"journal-title":"Product Version 14 1","year":"2014","key":"ref8"},{"journal-title":"Version J-09","year":"2014","key":"ref7"},{"key":"ref2","article-title":"Static and formal verification of power aware design at the RTL using UPF","author":"mukherjee","year":"2008","journal-title":"Mentor Graphics&#x00AE; White Paper Design & Verification Conference & Exibition"},{"journal-title":"software version 10 3b ModelSim&#x00AE; SE","year":"2010","key":"ref9"},{"key":"ref1","first-page":"228","article-title":"Low power verification methodology using UPF","author":"bembaron","year":"2009","journal-title":"Design & Verification Conference & Exibition"}],"event":{"name":"2015 25th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS)","start":{"date-parts":[[2015,9,1]]},"location":"Salvador, Brazil","end":{"date-parts":[[2015,9,4]]}},"container-title":["2015 25th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7337614\/7347577\/07347591.pdf?arnumber=7347591","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,25]],"date-time":"2017-03-25T01:12:11Z","timestamp":1490404331000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7347591\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,9]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/patmos.2015.7347591","relation":{},"subject":[],"published":{"date-parts":[[2015,9]]}}}