{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,6]],"date-time":"2025-06-06T04:49:13Z","timestamp":1749185353288,"version":"3.28.0"},"reference-count":30,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,9]]},"DOI":"10.1109\/patmos.2015.7347592","type":"proceedings-article","created":{"date-parts":[[2015,12,8]],"date-time":"2015-12-08T22:20:17Z","timestamp":1449613217000},"page":"89-96","source":"Crossref","is-referenced-by-count":6,"title":["Asynchronous sub-threshold ultra-low power processor"],"prefix":"10.1109","author":[{"given":"Ron","family":"Diamant","sequence":"first","affiliation":[]},{"given":"Ran","family":"Ginosar","sequence":"additional","affiliation":[]},{"given":"Christos","family":"Sotiriou","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref30","article-title":"Customizing an open source processor to fit in an ultra-low power cluster with a shared Ll memory","author":"gautschi","year":"2014","journal-title":"24th Great Lakes Symp VLSI"},{"key":"ref10","article-title":"Scaling Perspectives of ULV Microcontroller cores to 28nm UTBB FDSOI CMOS","author":"streel","year":"2014","journal-title":"Journal of Low Power Electronics and Applications"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-36157-9_8"},{"key":"ref12","article-title":"Principles Asynchronous Circuit Design","author":"spars?and","year":"2002","journal-title":"Kluwer Academic Publishers"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9780511674730"},{"key":"ref14","article-title":"Petrify: a tool for manipulating concurrent specifications and synthesis of asynchronous controllers","author":"cortadella","year":"1996","journal-title":"XIX Conf Design Circuits and Integrated Systems"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.1997.587176"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1268996"},{"key":"ref17","article-title":"De-synchronization: Synthesis of Asynchronous Circuits from Synchronous Specifications","author":"cortadella","year":"2006","journal-title":"ICCAD"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2011.114"},{"key":"ref19","article-title":"Programming in VLSI: from communicating processes to delay insensitive circuits","author":"martin","year":"1990","journal-title":"Developments in Concurrency and Communication UT Year of Programming Series Addison Wesley"},{"key":"ref28","article-title":"Low-power TinyOS tuned processor platform for wireless sensor network motes","volume":"15","author":"rajkumar","year":"2010","journal-title":"ACM Trans Design Automation of Electronic Systems"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2177004"},{"journal-title":"private communication","year":"2014","author":"manohar","key":"ref27"},{"key":"ref3","article-title":"Sub-threshold Design for Ultra Low-Power Systems","author":"wang","year":"2006","journal-title":"Springer"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2011.2160751"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2003.1199162"},{"key":"ref5","article-title":"SNAP: A sensor-network asynchronous processor","author":"clinton","year":"2003","journal-title":"Int Symp Asynchronous Circuits and Systems"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.110"},{"key":"ref7","article-title":"A 2.60 pJ\/Inst subthreshold sensor processor for optimal energy efficiency","author":"bo","year":"2006","journal-title":"Int Symp VLSI Circuits"},{"key":"ref2","article-title":"Low-power design essentials","author":"rabaey","year":"2009","journal-title":"Springer"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2005413"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2010.19"},{"key":"ref20","article-title":"Energy Efficiency Enhance method of Sub-threshold Digital CMOS: Modeling, Technology Selection, and Architectural Exploration","author":"akgun","year":"2009","journal-title":"EPFL Switzerland"},{"key":"ref22","article-title":"The fanout-of-4 inverter delay metric","author":"harris","year":"1997","journal-title":"Unpublished manuscript"},{"article-title":"Predictive Technology Model (PTM)","year":"2008","author":"zhao","key":"ref21"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/1086297.1086330"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.907047"},{"key":"ref26","article-title":"Big.LITTLE Processing with ARM Cortex-A15 & Cortex-A7","author":"greenhalgh","year":"2011","journal-title":"ARM White paper"},{"journal-title":"private communication","year":"2014","author":"beerel","key":"ref25"}],"event":{"name":"2015 25th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS)","start":{"date-parts":[[2015,9,1]]},"location":"Salvador, Brazil","end":{"date-parts":[[2015,9,4]]}},"container-title":["2015 25th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7337614\/7347577\/07347592.pdf?arnumber=7347592","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,25]],"date-time":"2017-03-25T01:18:28Z","timestamp":1490404708000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7347592\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,9]]},"references-count":30,"URL":"https:\/\/doi.org\/10.1109\/patmos.2015.7347592","relation":{},"subject":[],"published":{"date-parts":[[2015,9]]}}}