{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T20:47:40Z","timestamp":1729630060083,"version":"3.28.0"},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,9]]},"DOI":"10.1109\/patmos.2015.7347597","type":"proceedings-article","created":{"date-parts":[[2015,12,8]],"date-time":"2015-12-08T17:20:17Z","timestamp":1449595217000},"page":"126-131","source":"Crossref","is-referenced-by-count":2,"title":["Frequency-domain modeling of ground bounce and substrate noise for synchronous and GALS systems"],"prefix":"10.1109","author":[{"given":"Milan","family":"Babic","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Xin Fan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Milos","family":"Krstic","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.888262"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.839471"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2006.879065"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2013.28"},{"year":"0","key":"ref14"},{"year":"0","key":"ref15"},{"year":"0","key":"ref16"},{"article-title":"GALS design methodology based on pausible clocking","year":"2013","author":"fan","key":"ref17"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-3013-5"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2016614"},{"key":"ref6","first-page":"261","article-title":"Dominant substrate noise coupling mechanism for multiple switching gates","author":"emre","year":"2008","journal-title":"9th International Symposium on Quality Electronic Design (isqed 2008)"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.863191"},{"article-title":"Globally-Asynchronous Locally-Synchronous Architectures for VLSI Systems","year":"2001","author":"mutterbach","key":"ref8"},{"journal-title":"Substrate Noise Coupling in Mixed-Signal ASICS","year":"2004","author":"donnay","key":"ref7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TADVP.2004.825480"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"290","DOI":"10.1109\/92.609872","article-title":"Effects of simultaneous switching noise on the tapered buffer design","volume":"5","author":"srinivasa","year":"1997","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2011.11"}],"event":{"name":"2015 25th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS)","start":{"date-parts":[[2015,9,1]]},"location":"Salvador, Brazil","end":{"date-parts":[[2015,9,4]]}},"container-title":["2015 25th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7337614\/7347577\/07347597.pdf?arnumber=7347597","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,23]],"date-time":"2017-06-23T21:10:48Z","timestamp":1498252248000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7347597\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,9]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/patmos.2015.7347597","relation":{},"subject":[],"published":{"date-parts":[[2015,9]]}}}