{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T02:40:21Z","timestamp":1729651221936,"version":"3.28.0"},"reference-count":27,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,9]]},"DOI":"10.1109\/patmos.2016.7833418","type":"proceedings-article","created":{"date-parts":[[2017,1,30]],"date-time":"2017-01-30T15:44:17Z","timestamp":1485791057000},"page":"1-8","source":"Crossref","is-referenced-by-count":0,"title":["Performance estimation of program partitions on multi-core platforms"],"prefix":"10.1109","author":[{"given":"M.","family":"Michalska","sequence":"first","affiliation":[]},{"given":"J. J.","family":"Ahmad","sequence":"additional","affiliation":[]},{"given":"E.","family":"Bezati","sequence":"additional","affiliation":[]},{"given":"S.","family":"Casale-Brunet","sequence":"additional","affiliation":[]},{"given":"M.","family":"Mattavelli","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/CISIS.2007.49"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TII.2011.2173941"},{"journal-title":"Programming Heterogeneous MPSoCs","year":"2013","author":"castrillon","key":"ref12"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2006.16"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2003.1193228"},{"key":"ref15","article-title":"A comparison of synchronous and cyclo-static dataflow","author":"parks","year":"1995","journal-title":"Asilomar Conference on Signals Systems and Computers"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1016\/j.image.2013.08.012"},{"key":"ref17","article-title":"Turnus: a unified dataflow design space exploration framework for heterogeneous parallel systems","author":"casale-brunet","year":"2013","journal-title":"2013 Conference on Design and Architectures for Signal and Image Processing (DASIP)"},{"key":"ref18","first-page":"87","article-title":"Customized exposed datapath soft-core design flow with compiler support","author":"esko","year":"2002","journal-title":"15th Annual IEEE InternationalASIC\/SOC Conference"},{"key":"ref19","first-page":"1","article-title":"Embedded multi-core systems dedicated to dynamic dataflow programs","author":"yviquel","year":"2014","journal-title":"Journal of Signal Processing Systems"},{"journal-title":"High-level syntesis of dataflow programs for heterogeneous platforms design flow tools and design space exploration","year":"2015","author":"bezati","key":"ref4"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1007\/BF02125421"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-6184-6_12"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/5.381846"},{"journal-title":"Analysis and optimization of dynamic dataflow programs","year":"2015","author":"casale-brunet","key":"ref5"},{"journal-title":"Applied System Simulation Methodologies and Applications","year":"2013","author":"obaidat","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1080\/00207540903449888"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5456950"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/2.675632"},{"key":"ref1","volume":"360","author":"bhattacharyya","year":"2012","journal-title":"Software Synthesis from Dataflow Graphs"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/SAMOS.2016.7818331"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1016\/j.image.2013.08.015"},{"key":"ref21","article-title":"How to Benchmark Code Execution Times on Intel IA-32 and IA-64 Instruction Set Architectures","author":"paoloni","year":"2010","journal-title":"Technical report Intel Corporation"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1002\/9780470877999"},{"journal-title":"Open RVC-CAL Compiler (Orcc)","year":"2016","key":"ref23"},{"journal-title":"ISO 23001–4 2011 International Organization for Standardization","article-title":"Information technology-MPEG systems technologies-Part 4: Codec configuration representation","year":"2011","key":"ref26"},{"journal-title":"CAL language report Specification of the CAL actor language","year":"2003","author":"eker","key":"ref25"}],"event":{"name":"2016 26th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS)","start":{"date-parts":[[2016,9,21]]},"location":"Bremen, Germany","end":{"date-parts":[[2016,9,23]]}},"container-title":["2016 26th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7813533\/7833417\/07833418.pdf?arnumber=7833418","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,10,2]],"date-time":"2017-10-02T21:47:32Z","timestamp":1506980852000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7833418\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,9]]},"references-count":27,"URL":"https:\/\/doi.org\/10.1109\/patmos.2016.7833418","relation":{},"subject":[],"published":{"date-parts":[[2016,9]]}}}