{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:54:39Z","timestamp":1759146879111},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,9]]},"DOI":"10.1109\/patmos.2016.7833424","type":"proceedings-article","created":{"date-parts":[[2017,1,30]],"date-time":"2017-01-30T20:44:17Z","timestamp":1485809057000},"page":"44-49","source":"Crossref","is-referenced-by-count":8,"title":["Fully digital on-chip memory using minimum height standard cells for near-threshold voltage computing"],"prefix":"10.1109","author":[{"given":"Jun","family":"Shiomi","sequence":"first","affiliation":[]},{"given":"Tohru","family":"Ishihara","sequence":"additional","affiliation":[]},{"given":"Hidetoshi","family":"Onodera","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2010.5548579"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2015.7085372"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/4.509850"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.891726"},{"key":"ref14","first-page":"313","article-title":"A 65nm SRAM achieving 250m V retention and 350m V, 1MHz, 55fJ\/bit access energy, with bit-interleaved radiation Soft Error tolerance","author":"clerc","year":"2012","journal-title":"European Solid State Circuits Conference"},{"key":"ref15","first-page":"321","article-title":"A 500 fW\/bit 14 fJ\/bit-access 4kb Standard-Cell Based Sub-VT Memory in 65nm CMOS","author":"meinerzhagen","year":"2012","journal-title":"Proc Eur Solid-State Circuits Conf (ESSCIRC)"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6176932"},{"key":"ref3","first-page":"884","article-title":"Si-multaneous Optimization of Supply and Threshold Voltages for Low-Power and High-Performance Circuits in the Leakage Dominant Era","author":"basu","year":"2004","journal-title":"Design Automation Conference"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2011.2162159"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.837945"},{"key":"ref8","first-page":"243","article-title":"A 35 fJ\/bit-access Sub-VT Memory Using a Dual-Bit Area-Optimized Standard-cell in 65 nm CMOS","author":"andersson","year":"2014","journal-title":"European Solid State Circuits Conference"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2015.7058985"},{"key":"ref2","first-page":"721","article-title":"Combined Dynamic Voltage Scaling and Adaptive Body Biasing for Lower Power Microprocessors under Dynamic Workloads","author":"martin","year":"2002","journal-title":"International Conference on Computer Aided Design"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.850895"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2016.7428092"}],"event":{"name":"2016 26th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS)","start":{"date-parts":[[2016,9,21]]},"location":"Bremen, Germany","end":{"date-parts":[[2016,9,23]]}},"container-title":["2016 26th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7813533\/7833417\/07833424.pdf?arnumber=7833424","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,10,3]],"date-time":"2017-10-03T02:00:45Z","timestamp":1506996045000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7833424\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,9]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/patmos.2016.7833424","relation":{},"subject":[],"published":{"date-parts":[[2016,9]]}}}