{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T17:45:07Z","timestamp":1729619107895,"version":"3.28.0"},"reference-count":26,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,9]]},"DOI":"10.1109\/patmos.2016.7833429","type":"proceedings-article","created":{"date-parts":[[2017,1,30]],"date-time":"2017-01-30T15:44:17Z","timestamp":1485791057000},"page":"76-83","source":"Crossref","is-referenced-by-count":1,"title":["Secure cryptographic hardware implementation issues for high-performance applications"],"prefix":"10.1109","author":[{"given":"Erica","family":"Tena-Sanchez","sequence":"first","affiliation":[]},{"given":"Antonio J.","family":"Acosta","sequence":"additional","affiliation":[]},{"given":"Juan","family":"Nunez","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"23","article-title":"Ro-bustness of sub-70nm dynamic circuits: analytical techniques and scaling trends","author":"anders","year":"2001","journal-title":"Symp on VLSI Circuits"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cds:20080070"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2015455"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/NEWCAS.2011.5981329"},{"key":"ref14","first-page":"388","article-title":"Differential Power Analysis","author":"kocher","year":"1999","journal-title":"Proc of International Cryptology Conference (CRYPTO'99)"},{"key":"ref15","first-page":"104","article-title":"Timing Attacks on Implementations of Diffie-Hellman, RSA, DSS, Other Systems","author":"kocher","year":"1996","journal-title":"Proc Int'l Cryptology Conf (CRYPTO'96)"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TEMC.2012.2227486"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2014.2315878"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1049\/iet-ifs.2012.0319"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2007.200"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/FIT.2012.45"},{"key":"ref3","first-page":"540","article-title":"Optimized Architecture for AES","volume":"2014","author":"abhijith","year":"2014","journal-title":"IACR Cryptology ePrint Archive"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9780511541162"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/4.641690"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1494025"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICICDT.2004.1309937"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2010.2052401"},{"journal-title":"Power Analysis Attacks Revealing the Secrets of Smart Cards","year":"2007","author":"mangard","key":"ref9"},{"journal-title":"Applied Cryptography Protocols Algorithms and Source Code in C","year":"1996","author":"schneier","key":"ref1"},{"key":"ref20","first-page":"463","article-title":"Private circuits: Securing hardware against probing attacks","author":"ishai","year":"2003","journal-title":"Advances in Cryptology (CRYPTO)"},{"key":"ref22","first-page":"403","article-title":"A dynamic and differential CMOS logic with signal independent power consumption to withstand differential power analysis on smart cards","author":"tiri","year":"2002","journal-title":"Proceedings of the 28th European Solid-State Circuits Conference ESSCIRC"},{"key":"ref21","first-page":"764","article-title":"Consolidating masking schemes","author":"reparaz","year":"2015","journal-title":"Advances in Cryptology (CRYPTO'15)"},{"journal-title":"Specification of the 3GPP Confidentiality and Integrity Algorithms Document 2 KASUMI Specification","article-title":"Third Generation Partnership Project, 3GPP TS 35.202 version 7.0.0 Release 6","year":"2007","key":"ref24"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.104"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2015.2452371"},{"key":"ref25","first-page":"354","article-title":"Prototype IC with WDDL and differential Routing - DPA resistance assessment","author":"tiri","year":"2005","journal-title":"Proc Cryptographic Hardware and Embedded Systems (CHES '05)"}],"event":{"name":"2016 26th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS)","start":{"date-parts":[[2016,9,21]]},"location":"Bremen, Germany","end":{"date-parts":[[2016,9,23]]}},"container-title":["2016 26th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7813533\/7833417\/07833429.pdf?arnumber=7833429","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,12,13]],"date-time":"2017-12-13T15:58:55Z","timestamp":1513180735000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7833429\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,9]]},"references-count":26,"URL":"https:\/\/doi.org\/10.1109\/patmos.2016.7833429","relation":{},"subject":[],"published":{"date-parts":[[2016,9]]}}}