{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T16:58:04Z","timestamp":1729616284759,"version":"3.28.0"},"reference-count":20,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,9]]},"DOI":"10.1109\/patmos.2016.7833432","type":"proceedings-article","created":{"date-parts":[[2017,1,30]],"date-time":"2017-01-30T20:44:17Z","timestamp":1485809057000},"page":"100-106","source":"Crossref","is-referenced-by-count":4,"title":["Deduplication in resistive content addressable memory based solid state drive"],"prefix":"10.1109","author":[{"given":"R.","family":"Kaplan","sequence":"first","affiliation":[]},{"given":"L.","family":"Yavits","sequence":"additional","affiliation":[]},{"given":"A.","family":"Morad","sequence":"additional","affiliation":[]},{"given":"R.","family":"Ginosar","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"625","article-title":"Afast, high-endurance and scalable non-volatile memory device made from asymmetric Ta2O5— x\/TaO2- x bilayer structures","volume":"10 8","author":"myoung-jae","year":"2011","journal-title":"Nature Materials"},{"key":"ref11","volume":"55","author":"norcott","year":"2003","journal-title":"Iozone Filesystem Benchmark"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2347926"},{"key":"ref13","article-title":"BlueDBM: an appliance for big data analytics","author":"sang-woo","year":"2015","journal-title":"ISCA-42"},{"journal-title":"Opendedup SDFS","year":"2010","author":"silverberg","key":"ref14"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/2304576.2304603"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2009.2021077"},{"journal-title":"X-Brick tech spec","year":"0","key":"ref17"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2014.2374597"},{"key":"ref19","article-title":"Computer Architecture with Associative Processor Replacing Last Level Cache and SIMD Accelerator","author":"yavits","year":"2013","journal-title":"IEEE Transactions on Computers"},{"key":"ref4","first-page":"16","article-title":"ChunkStash: Speeding up inline storage deduplication using flash memory","author":"debnath","year":"2010","journal-title":"USENIX Annual Technical Conference"},{"key":"ref3","article-title":"XSD: Accelerating MapReduce by harnessing the GPU inside an SSD","author":"cho","year":"2013","journal-title":"Proceedings of the 1 st Workshop on Near-Data Processing"},{"key":"ref6","article-title":"x11 performance increase, x6. 9 endurance enhancement, 93% energy reduction of 3D TSV-integrated hybrid ReRAM\/MLCNANDSSDs by data fragmentation suppression","author":"fujii","year":"2012","journal-title":"IEEE VLSIC"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2463676.2465295"},{"key":"ref8","article-title":"Hy-bridStore: a cost-efficient, high-performance storage system combining SSDs and HDDs","author":"kim","year":"2011","journal-title":"MASCOTS IEEE 19th Intl Symp"},{"journal-title":"Intel Corporation","article-title":"Intel Performance Counter Monitor","year":"0","key":"ref7"},{"key":"ref2","article-title":"CAFTL: A Content-Aware Flash Translation Layer Enhancing the Lifespan of Flash Memory based Solid State Drives","volume":"11","author":"chen","year":"2011","journal-title":"FAST"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/AHS.2011.5963948"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2215714"},{"key":"ref20","article-title":"Avoiding the Disk Bottleneck in the Data Domain Deduplication File System","author":"zhu","year":"2008","journal-title":"Proc USENIX Conf File and Storage Technologies (FAST)"}],"event":{"name":"2016 26th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS)","start":{"date-parts":[[2016,9,21]]},"location":"Bremen, Germany","end":{"date-parts":[[2016,9,23]]}},"container-title":["2016 26th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7813533\/7833417\/07833432.pdf?arnumber=7833432","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,10,3]],"date-time":"2017-10-03T02:26:41Z","timestamp":1506997601000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7833432\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,9]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/patmos.2016.7833432","relation":{},"subject":[],"published":{"date-parts":[[2016,9]]}}}