{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,9,29]],"date-time":"2026-09-29T18:39:11Z","timestamp":1790707151975,"version":"4.1.0"},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,9]]},"DOI":"10.1109\/patmos.2016.7833673","type":"proceedings-article","created":{"date-parts":[[2017,1,30]],"date-time":"2017-01-30T15:44:17Z","timestamp":1485791057000},"page":"107-113","source":"Crossref","is-referenced-by-count":7,"title":["Leakage current analysis in static CMOS logic gates for a transistor network design approach"],"prefix":"10.1109","author":[{"given":"Jorge","family":"Tonfat","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Guilherme","family":"Flach","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ricardo","family":"Reis","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","author":"butzen","year":"2007","journal-title":"Leakage Current Modeling in Sub-micrometer CMOS Complex Gates"},{"key":"ref11","year":"0","journal-title":"Predictive Technology Model (PTM)"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.821546"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.875711"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2011.6122380"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/LASCAS.2015.7250429"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1016\/j.mee.2015.10.018"},{"key":"ref6","doi-asserted-by":"crossref","DOI":"10.1007\/978-0-387-71713-5","author":"rabaey","year":"2009","journal-title":"Low Power Design Essentials Series on Integrated Circuits and Systems"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/LASCAS.2016.7451035"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2009.5410924"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2002.808156"},{"key":"ref2","first-page":"116","article-title":"Technology Mapping in MIS","author":"detjens","year":"1987","journal-title":"IEEE ICCAD"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2011.5938108"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2016.04.005"}],"event":{"name":"2016 26th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS)","location":"Bremen, Germany","start":{"date-parts":[[2016,9,21]]},"end":{"date-parts":[[2016,9,23]]}},"container-title":["2016 26th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7813533\/7833417\/07833673.pdf?arnumber=7833673","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,17]],"date-time":"2019-09-17T23:25:57Z","timestamp":1568762757000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7833673\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,9]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/patmos.2016.7833673","relation":{},"subject":[],"published":{"date-parts":[[2016,9]]}}}