{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T18:28:02Z","timestamp":1729621682573,"version":"3.28.0"},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,9]]},"DOI":"10.1109\/patmos.2016.7833678","type":"proceedings-article","created":{"date-parts":[[2017,1,30]],"date-time":"2017-01-30T20:44:17Z","timestamp":1485809057000},"page":"136-141","source":"Crossref","is-referenced-by-count":3,"title":["Design and verification of analog CMOS circuits using the g<inf>m<\/inf>\/I<inf>D<\/inf>-method with age-dependent degradation effects"],"prefix":"10.1109","author":[{"given":"Theodor","family":"Hillebrand","sequence":"first","affiliation":[]},{"given":"Timur","family":"Schafer","sequence":"additional","affiliation":[]},{"given":"Nico","family":"Hellwege","sequence":"additional","affiliation":[]},{"given":"Marco","family":"Erstling","sequence":"additional","affiliation":[]},{"given":"Dagmar","family":"Peters-Drolshagen","sequence":"additional","affiliation":[]},{"given":"Steffen","family":"Paul","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Semi-automatischer Entwurf von analogen integrierten Schaltungen unter Berücksichtigung von BTI und HCD Effekten","year":"2015","author":"erstling","key":"ref10"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/BF01239381"},{"key":"ref12","volume":"859","author":"sansen","year":"2007","journal-title":"Analog Design Essentials"},{"journal-title":"Systemintegration vom Transistor zur großintegrierten Schaltung","year":"2012","author":"hoffmann","key":"ref13"},{"journal-title":"0 35 CMOS C35 Process Parameters","year":"2005","author":"austria","key":"ref14"},{"key":"ref4","volume":"29","author":"jespers","year":"2009","journal-title":"The gm\/ID Methodology a sizing tool for low-voltage analog CMOS Circuits The semi-empirical and compact model approaches"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2009.2024663"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1063\/1.1567461"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1991.176056"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4614-6163-0"},{"journal-title":"Aging Analysis of Digital Integrated Circuits","year":"2012","author":"lorenz","key":"ref7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2005.859570"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MIXDES.2015.7208525"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/4.535416"}],"event":{"name":"2016 26th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS)","start":{"date-parts":[[2016,9,21]]},"location":"Bremen, Germany","end":{"date-parts":[[2016,9,23]]}},"container-title":["2016 26th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7813533\/7833417\/07833678.pdf?arnumber=7833678","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,12,13]],"date-time":"2017-12-13T20:52:57Z","timestamp":1513198377000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7833678\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,9]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/patmos.2016.7833678","relation":{},"subject":[],"published":{"date-parts":[[2016,9]]}}}