{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T05:39:46Z","timestamp":1729661986958,"version":"3.28.0"},"reference-count":31,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,9]]},"DOI":"10.1109\/patmos.2016.7833683","type":"proceedings-article","created":{"date-parts":[[2017,1,30]],"date-time":"2017-01-30T15:44:17Z","timestamp":1485791057000},"page":"169-176","source":"Crossref","is-referenced-by-count":2,"title":["Securing embedded systems and their IPs with digital reconfigurable PUFs"],"prefix":"10.1109","author":[{"given":"Jason Xin","family":"Zheng","sequence":"first","affiliation":[]},{"given":"Teng","family":"Xu","sequence":"additional","affiliation":[]},{"given":"Miodrag","family":"Potkonjak","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.17487\/rfc1950"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/WWC.2001.990739"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2487726.2488368"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/586110.586132"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"9","DOI":"10.1145\/1278480.1278484","article-title":"physical unclonable functions for device authentication and secret key generation","author":"suh","year":"2007","journal-title":"2007 44th ACM\/IEEE Design Automation Conference DAC"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2007.4380646"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2008.4559053"},{"key":"ref15","doi-asserted-by":"crossref","first-page":"366","DOI":"10.1007\/978-3-642-15031-9_25","article-title":"The glitch puf: A new delay-puf architecture exploiting glitch shapes","volume":"6225","author":"suzuki","year":"2010","journal-title":"Cryptographic Hardware and Embedded Systems CHES 2010"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2013.6629311"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2014.6927449"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2015.7273536"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2015.7085467"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2005.2"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/2.62094"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-47870-1_9"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2015.7168563"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/948148.948149"},{"key":"ref5","first-page":"176","article-title":"Software obfuscation on a theoretical basis and its implementation","volume":"86","author":"ogiso","year":"2003","journal-title":"IEICE Transactions on Fundamentals of Electronics Communications and Computer Sciences"},{"year":"2012","key":"ref29","article-title":"Coremark, an EEMBC benchmark"},{"key":"ref8","first-page":"14","article-title":"Secure coprocessors in electronic commerce applications","volume":"1","author":"yee","year":"1995","journal-title":"Proceedings of the 1st Conference on USENIX Workshop on Electronic Commerce"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"1278","DOI":"10.1109\/PROC.1975.9939","article-title":"The protection of information in computer systems","volume":"63","author":"saltzer","year":"1975","journal-title":"Proceedings of the IEEE"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"160","DOI":"10.1007\/3-540-47870-1_10","article-title":"Protecting software code by guards","author":"chang","year":"2002","journal-title":"Revised Papers from the ACM CCS-8 Workshop on Security and Privacy in Digital Rights Management DRM '01"},{"key":"ref9","first-page":"79","article-title":"An architecture of security management unit for safe hosting of multiple agents","author":"gilmont","year":"1998","journal-title":"Proc Intl Workshop Intelligent Communications and Multimedia Terminals"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-61996-8_49"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/2658260.2658279"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2015.7293978"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2014.7001385"},{"journal-title":"OpenRISC 1200 IP Core Secification Rev 0 12","year":"2011","author":"lampret","key":"ref24"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/1502781.1502786"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744791"},{"journal-title":"WISHBONE System-on-Chip (SoC) Interconnection Architecture for Portable IP Cores","year":"2002","key":"ref25"}],"event":{"name":"2016 26th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS)","start":{"date-parts":[[2016,9,21]]},"location":"Bremen, Germany","end":{"date-parts":[[2016,9,23]]}},"container-title":["2016 26th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7813533\/7833417\/07833683.pdf?arnumber=7833683","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,17]],"date-time":"2019-09-17T23:25:48Z","timestamp":1568762748000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7833683\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,9]]},"references-count":31,"URL":"https:\/\/doi.org\/10.1109\/patmos.2016.7833683","relation":{},"subject":[],"published":{"date-parts":[[2016,9]]}}}