{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,27]],"date-time":"2025-09-27T07:51:42Z","timestamp":1758959502567},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,9]]},"DOI":"10.1109\/patmos.2016.7833687","type":"proceedings-article","created":{"date-parts":[[2017,1,30]],"date-time":"2017-01-30T20:44:17Z","timestamp":1485809057000},"page":"196-199","source":"Crossref","is-referenced-by-count":6,"title":["Novel memristive logic architectures"],"prefix":"10.1109","author":[{"given":"Xiaohan","family":"Yang","sequence":"first","affiliation":[]},{"given":"Adedotun","family":"Adeyemo","sequence":"additional","affiliation":[]},{"given":"Anu","family":"Bala","sequence":"additional","affiliation":[]},{"given":"Abusaleh","family":"Jabir","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/NANOARCH.2011.5941476"},{"key":"ref11","article-title":"Minimization of multiple-valued functions in post algebra","author":"dubrova","year":"2001","journal-title":"Proc of the Intl Workshop on Logic Synthesis"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2015.2433536"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1049\/el.2015.4394"},{"key":"ref14","article-title":"Hybrid memristor-cmos (memos) based logic gates and adder circuits","author":"singh","year":"2015","journal-title":"arXiv preprint arXiv 1506 01070"},{"key":"ref15","article-title":"A hybrid memristor-cmos xor gate for nonvolatile logic computation","author":"zhou","year":"2015","journal-title":"physica status solidi (a)"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9781139172769"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2013.138"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2010.2078710"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2282132"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TNNLS.2013.2296777"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/CNNA.2012.6331426"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2014.2357292"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1038\/nature06932"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCT.1971.1083337"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2387353"}],"event":{"name":"2016 26th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS)","start":{"date-parts":[[2016,9,21]]},"location":"Bremen, Germany","end":{"date-parts":[[2016,9,23]]}},"container-title":["2016 26th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7813533\/7833417\/07833687.pdf?arnumber=7833687","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,10,3]],"date-time":"2017-10-03T02:45:21Z","timestamp":1506998721000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7833687\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,9]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/patmos.2016.7833687","relation":{},"subject":[],"published":{"date-parts":[[2016,9]]}}}