{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,9]],"date-time":"2025-04-09T20:50:32Z","timestamp":1744231832201,"version":"3.28.0"},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,9]]},"DOI":"10.1109\/patmos.2016.7833691","type":"proceedings-article","created":{"date-parts":[[2017,1,30]],"date-time":"2017-01-30T15:44:17Z","timestamp":1485791057000},"page":"221-228","source":"Crossref","is-referenced-by-count":2,"title":["Automatic design of arbitrary-size approximate sorting networks with error guarantee"],"prefix":"10.1109","author":[{"given":"Vojtech","family":"Mrazek","sequence":"first","affiliation":[]},{"given":"Zdenek","family":"Vasicek","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","article-title":"The Art of Computer Programming","volume":"3","author":"knuth","year":"1998","journal-title":"Sorting and Searching"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1971.223205"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/71.852399"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-04921-2_19"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-20028-6_17"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICTAI.2014.36"},{"key":"ref16","article-title":"Trading between quality and non-functional properties of median filter in embedded systems","author":"vasicek","year":"2016","journal-title":"Genetic Programming and Evolvable Machines"},{"key":"ref17","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-642-17310-3","author":"miller","year":"2011","journal-title":"Cartesian Genetic Programming"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TEVC.2014.2336175"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/276304.276342"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1007\/s00778-011-0232-z","article-title":"Sorting networks on FPGAs","volume":"21","author":"mueller","year":"2012","journal-title":"The VLDB Journal"},{"key":"ref6","first-page":"307","article-title":"Sorting networks and their applications","author":"batcher","year":"1968","journal-title":"Proc Spring Joint Comp Conf"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TKDE.2006.73"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2893356"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2180451"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228588"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"240","DOI":"10.1145\/2684746.2689068","article-title":"Energy and memory efficient mapping of bitonic sorting on FPGA","author":"chen","year":"2015","journal-title":"Proc 2015 ACM\/SIGDA Int Symp Field-Programmable Gate Arrays"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/FSCS.1990.89545"}],"event":{"name":"2016 26th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS)","start":{"date-parts":[[2016,9,21]]},"location":"Bremen, Germany","end":{"date-parts":[[2016,9,23]]}},"container-title":["2016 26th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7813533\/7833417\/07833691.pdf?arnumber=7833691","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,17]],"date-time":"2019-09-17T23:25:50Z","timestamp":1568762750000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7833691\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,9]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/patmos.2016.7833691","relation":{},"subject":[],"published":{"date-parts":[[2016,9]]}}}