{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,8,31]],"date-time":"2024-08-31T05:47:22Z","timestamp":1725083242298},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,9]]},"DOI":"10.1109\/patmos.2016.7833692","type":"proceedings-article","created":{"date-parts":[[2017,1,30]],"date-time":"2017-01-30T15:44:17Z","timestamp":1485791057000},"source":"Crossref","is-referenced-by-count":2,"title":["Comparison of low-voltage scaling in synchronous and asynchronous FD-SOI circuits"],"prefix":"10.1109","author":[{"given":"Thiago Ferreira","family":"de Paiva Leite","sequence":"first","affiliation":[]},{"given":"Rodrigo Possamai","family":"Bastos","sequence":"additional","affiliation":[]},{"given":"Rodrigo Iga","family":"Jadue","sequence":"additional","affiliation":[]},{"given":"Laurent","family":"Fesquet","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.21236\/ADA444284"},{"key":"ref11","author":"spars","year":"2002","journal-title":"Principles of Asynchronous Circuit Design"},{"key":"ref12","article-title":"Pipelined asynchronous circuits","author":"lines","year":"1998","journal-title":"California Institute of Technology Tech Rep"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.135"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2013.6673270"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2013.31"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISCDG.2013.6656324"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2013.6629305"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2013.2243031"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/5.740020"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2013.6571903"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2015.07.028"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2011.2159284"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2006.875789"}],"event":{"name":"2016 26th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS)","location":"Bremen, Germany","start":{"date-parts":[[2016,9,21]]},"end":{"date-parts":[[2016,9,23]]}},"container-title":["2016 26th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7813533\/7833417\/07833692.pdf?arnumber=7833692","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,12,13]],"date-time":"2017-12-13T15:21:54Z","timestamp":1513178514000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7833692\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,9]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/patmos.2016.7833692","relation":{},"subject":[],"published":{"date-parts":[[2016,9]]}}}