{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T03:06:21Z","timestamp":1725678381403},"reference-count":19,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,9]]},"DOI":"10.1109\/patmos.2016.7833696","type":"proceedings-article","created":{"date-parts":[[2017,1,30]],"date-time":"2017-01-30T20:44:17Z","timestamp":1485809057000},"page":"256-261","source":"Crossref","is-referenced-by-count":2,"title":["Impact of pipeline in the power performance of tunnel transistor circuits"],"prefix":"10.1109","author":[{"given":"Maria J.","family":"Avedillo","sequence":"first","affiliation":[]},{"given":"Juan","family":"Nunez","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.883926"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1049\/el.2015.2416"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1038\/nature10679"},{"key":"ref13","first-page":"16","article-title":"Prospect of tunneling green transistor for 0.1 V CMOS","author":"chenming","year":"2010","journal-title":"Electron Devices Meeting IEEE International"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2013.6629285"},{"key":"ref15","first-page":"181","article-title":"A novel Si-Tunnel FET based SRAM design for ultra low-power 0.3V VDD applications","author":"singh","year":"2010","journal-title":"Proc Asia and South Pacific Design Automation Conf"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2013.6523647"},{"key":"ref17","doi-asserted-by":"crossref","DOI":"10.7873\/DATE2014.149","article-title":"Modeling Steep Slope Devices: From Circuits to Architectures","author":"swaminathan","year":"2014","journal-title":"Proceedings Design Automation and Test in Europe Conference"},{"journal-title":"III-V Tunnel FET Model 1 0 0","year":"2014","author":"liu","key":"ref18"},{"key":"ref19","article-title":"New generation of predictive technology model for sub-45nm design exploration","author":"zhao","year":"2006","journal-title":"Proc Int Symp Quality Electronic Design"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JEDS.2014.2326622"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MSPEC.2013.6607013"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1038\/nature15387"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2010.2079250"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2014.2361054"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2011.2109002"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2006.871855"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2010.2070470"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JEDS.2014.2377576"}],"event":{"name":"2016 26th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS)","start":{"date-parts":[[2016,9,21]]},"location":"Bremen, Germany","end":{"date-parts":[[2016,9,23]]}},"container-title":["2016 26th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7813533\/7833417\/07833696.pdf?arnumber=7833696","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,18]],"date-time":"2019-09-18T03:25:50Z","timestamp":1568777150000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7833696\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,9]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/patmos.2016.7833696","relation":{},"subject":[],"published":{"date-parts":[[2016,9]]}}}