{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T15:06:42Z","timestamp":1729609602964,"version":"3.28.0"},"reference-count":26,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,9]]},"DOI":"10.1109\/patmos.2016.7833698","type":"proceedings-article","created":{"date-parts":[[2017,1,30]],"date-time":"2017-01-30T15:44:17Z","timestamp":1485791057000},"page":"268-274","source":"Crossref","is-referenced-by-count":5,"title":["A novel leakage power reduction technique for nano-scaled CMOS digital integrated circuits"],"prefix":"10.1109","author":[{"given":"Hossein","family":"Aghababa","sequence":"first","affiliation":[]},{"given":"Mohammadreza","family":"Kolahdouz","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"crossref","first-page":"1014","DOI":"10.1109\/TCAD.2005.847906","article-title":"Static leakage reduction through simultaneous Vt\/Tox and state assignment","volume":"24","author":"lee","year":"2005","journal-title":"IEEE Trans on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2015.7138752"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2001247"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.891093"},{"key":"ref14","doi-asserted-by":"crossref","first-page":"507","DOI":"10.1109\/ISQED.2015.7085477","article-title":"Low-power scheduling in high-level synthesis using dual Vth library","author":"ghandali","year":"2015","journal-title":"Proceedings International Symposium on Quality Electronic Design ISQED-02"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/92.994980"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.821546"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/4.52187"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1049\/el:20057188"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1987.1052773"},{"key":"ref4","article-title":"Circuit and design automation techniques for leakage minimization of CMOS VLSI circuits","author":"pedram","year":"2006","journal-title":"Tutorial presented at Samsung Microelectronics Seoul South Korea"},{"journal-title":"International Technology Roadmap for Semiconductors","year":"2009","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.1998.708195"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.857313"},{"key":"ref8","first-page":"594","article-title":"Selective light Vth hopping (SLITH): bridging the gap between runtime dynamic and leakage reduction","author":"xu","year":"2009","journal-title":"Proceedings of the Conference on Design Automation and Test in Europe Nice"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2001.945400"},{"key":"ref2","article-title":"Leakage issues in IC design: Trends, estimation and avoidance","author":"narendra","year":"2003","journal-title":"Tutorial presented at IEEE Int Conf Comp -Aided Des"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/4.400426"},{"key":"ref1","doi-asserted-by":"crossref","DOI":"10.1109\/JPROC.2002.808156","article-title":"Leakage current mechanism and leakage reduction techniques in deep-submicron CMOS circuits","volume":"91","author":"roy","year":"2003","journal-title":"Proc IEEE"},{"key":"ref20","first-page":"87","article-title":"Width-dependent statistical leakage modeling for random dopant induced threshold voltage shift","author":"gu","year":"2007","journal-title":"Design Automation Conference"},{"journal-title":"Digital Integrated Circuits","year":"2003","author":"rabaey","key":"ref22"},{"journal-title":"Probability Random Variables and Stochastic Process","year":"2002","author":"papoulis","key":"ref21"},{"journal-title":"Predictive technology models","year":"0","key":"ref24"},{"key":"ref23","doi-asserted-by":"crossref","DOI":"10.1007\/978-0-387-71713-5","author":"rabaey","year":"2009","journal-title":"Low Power Design Essentials"},{"journal-title":"SPICE Simulation of ISCAS85 Benchmark Circuit for Research","year":"0","key":"ref26"},{"key":"ref25","first-page":"695","article-title":"A Neutral Netlist of 10 Combinational Benchmark Circuits","author":"brglez","year":"1985","journal-title":"Proc IEEE Int Symp Circuits and Systems IEEE Press"}],"event":{"name":"2016 26th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS)","start":{"date-parts":[[2016,9,21]]},"location":"Bremen, Germany","end":{"date-parts":[[2016,9,23]]}},"container-title":["2016 26th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7813533\/7833417\/07833698.pdf?arnumber=7833698","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,17]],"date-time":"2019-09-17T23:25:55Z","timestamp":1568762755000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7833698\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,9]]},"references-count":26,"URL":"https:\/\/doi.org\/10.1109\/patmos.2016.7833698","relation":{},"subject":[],"published":{"date-parts":[[2016,9]]}}}