{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T19:13:38Z","timestamp":1725477218084},"reference-count":29,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,9]]},"DOI":"10.1109\/patmos.2017.8106949","type":"proceedings-article","created":{"date-parts":[[2017,11,16]],"date-time":"2017-11-16T16:50:40Z","timestamp":1510851040000},"page":"1-6","source":"Crossref","is-referenced-by-count":2,"title":["Placement-based SER estimation in the presence of multiple faults in combinational logic"],"prefix":"10.1109","author":[{"given":"Georgios Ioannis","family":"Paliaroutis","sequence":"first","affiliation":[]},{"given":"Pelopidas","family":"Tsoumanis","sequence":"additional","affiliation":[]},{"given":"Nestor","family":"Evmorfopoulos","sequence":"additional","affiliation":[]},{"given":"George","family":"Dimitriou","sequence":"additional","affiliation":[]},{"given":"Georgios I.","family":"Stamoulis","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"388","article-title":"Analysis of the soft error susceptibility and failure rate in logic circuits","author":"al quraishi","year":"2011","journal-title":"IEEE Int Arab J Inf Technol 8 4"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2006.244060"},{"key":"ref12","article-title":"A Probabilistic Model for Soft-Error Rate Estimation in Combinational Logic","author":"kim","year":"2004","journal-title":"IEEE 1st International Workshop on PROBABILISTIC ANALYSIS TECHNIQUES FOR REAL TIME AND EMBEDDED SYSTEMS (PARTES2004)"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2010.5450421"},{"key":"ref14","article-title":"Accurate statistical soft error rate (SSER) analysis using a quasi-Monte Carlo framework with quality cell models","author":"kuo","year":"0","journal-title":"2010 11th International Symposium on Quality Electronic Design (ISQED) ISQED"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISED.2011.73"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364500"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147104"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2006.243968"},{"key":"ref19","first-page":"27","article-title":"FASER: fast analysis of soft error susceptibility for cell-based designs","author":"zhang","year":"2006","journal-title":"Published in Quality Electronic Design 2006 ISQED ' ‘06 7th International Symposium on"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TR.2015.2427372"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.274"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/2984393.2984414"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/12.544481"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1147\/rd.401.0109"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2011.5763020"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996804"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/11796435_34"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382553"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.1982.4336490"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.891036"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.2006.251220"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2006.143"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488858"},{"key":"ref21","article-title":"Single-Event Multiple-Transients (SEMT): Circuit Characterization and Analysis","author":"kiddie","year":"2013","journal-title":"IEEE workshop on silicon errors in logic-system effects"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.2005.47"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2009.4810329"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2061131"},{"journal-title":"On the likelihood of multiple bit upsets in logic circuits","year":"2014","author":"nanditha","key":"ref25"}],"event":{"name":"2017 27th International Symposium on Power and Timing Modeling, Optimization and Simulation (PATMOS)","start":{"date-parts":[[2017,9,25]]},"location":"Thessaloniki","end":{"date-parts":[[2017,9,27]]}},"container-title":["2017 27th International Symposium on Power and Timing Modeling, Optimization and Simulation (PATMOS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8095277\/8106944\/08106949.pdf?arnumber=8106949","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,12,18]],"date-time":"2017-12-18T18:04:08Z","timestamp":1513620248000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8106949\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,9]]},"references-count":29,"URL":"https:\/\/doi.org\/10.1109\/patmos.2017.8106949","relation":{},"subject":[],"published":{"date-parts":[[2017,9]]}}}