{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,28]],"date-time":"2026-04-28T15:06:58Z","timestamp":1777388818792,"version":"3.51.4"},"reference-count":25,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,9]]},"DOI":"10.1109\/patmos.2017.8106959","type":"proceedings-article","created":{"date-parts":[[2017,11,16]],"date-time":"2017-11-16T21:50:40Z","timestamp":1510869040000},"page":"1-8","source":"Crossref","is-referenced-by-count":74,"title":["Memristive logic: A framework for evaluation and comparison"],"prefix":"10.1109","author":[{"given":"John","family":"Reuben","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rotem","family":"Ben-Hur","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nimrod","family":"Wald","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nishil","family":"Talati","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ameer Haj","family":"Ali","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pierre-Emmanuel","family":"Gaillardon","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shahar","family":"Kvatinsky","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"948","article-title":"Fast Logic Synthesis for RRAM-Based in-Memory Computing Using Majority-Inverter Graphs","author":"saeideh shirinzadeh","year":"2016","journal-title":"Design Automation Test in Europe Conference Exhibition (DATE)"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2967069"},{"key":"ref12","first-page":"1","article-title":"MRL: Memristor Ratioed Logic","author":"kvatinsky","year":"2012","journal-title":"Proceedings of the 12th International Workshop on Cellular Nanoscale Networks and Their Applications"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2016.2551554"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2014.2357351"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2017.2691713"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898064"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2014.06.006"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-02630-5_27"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/2.375174"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2282132"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2011.2167489"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2016.2570248"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2014.7001393"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2015.7357122"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2014.2357292"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2016.2573586"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2950067.2950098"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2013.2256257"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/2818950.2818952"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2015.2434872"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.21"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056056"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ICSEE.2016.7806045"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2215121"}],"event":{"name":"2017 27th International Symposium on Power and Timing Modeling, Optimization and Simulation (PATMOS)","location":"Thessaloniki","start":{"date-parts":[[2017,9,25]]},"end":{"date-parts":[[2017,9,27]]}},"container-title":["2017 27th International Symposium on Power and Timing Modeling, Optimization and Simulation (PATMOS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8095277\/8106944\/08106959.pdf?arnumber=8106959","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,12,18]],"date-time":"2017-12-18T23:04:44Z","timestamp":1513638284000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8106959\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,9]]},"references-count":25,"URL":"https:\/\/doi.org\/10.1109\/patmos.2017.8106959","relation":{},"subject":[],"published":{"date-parts":[[2017,9]]}}}