{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T11:20:01Z","timestamp":1725535201503},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,9]]},"DOI":"10.1109\/patmos.2017.8106965","type":"proceedings-article","created":{"date-parts":[[2017,11,16]],"date-time":"2017-11-16T16:50:40Z","timestamp":1510851040000},"page":"1-6","source":"Crossref","is-referenced-by-count":1,"title":["Rapid power-management exploration using post-processing of the system-level simulation results"],"prefix":"10.1109","author":[{"given":"Dominik","family":"Macko","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"year":"2016","author":"cahayag","journal-title":"Synopsys Platform Architect MCO Delivers Industry's First Power-Aware Architecture Analysis Tool Supporting IEEE 1801–2015 UPF 3 0","key":"ref10"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1049\/iet-cds.2011.0352"},{"key":"ref12","first-page":"1","article-title":"A methodology for inserting clock-management strategies in transaction-level models of system-on-chips","author":"affes","year":"2015","journal-title":"Specification and Design Languages (FDL) 2015 Forum on"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1109\/ASAP.2016.7760801"},{"year":"2012","journal-title":"Cadence Design Systems A Practical Guide to Low Power Design User Experience with CPF","key":"ref14"},{"doi-asserted-by":"publisher","key":"ref15","DOI":"10.1109\/DDECS.2015.16"},{"doi-asserted-by":"publisher","key":"ref16","DOI":"10.1109\/VLSI-SoC.2015.7314393"},{"year":"2014","journal-title":"Power Compiler Power Optimization in Design Compiler Synopsys","key":"ref17"},{"year":"2016","journal-title":"Joules RTL Power Solution Unified power calculator for accurate RTL power and signoff-quality gate power Cadence Design Systems","key":"ref18"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1007\/978-3-642-28293-5_4"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/DSD.2012.31"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.7873\/DATE.2013.327"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1007\/978-3-319-01418-0_4"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1109\/PATMOS.2014.6951882"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/PATMOS.2013.6662154"},{"year":"2007","author":"keating","journal-title":"Low Power Methodology Manual For System-on-Chip Design","key":"ref2"},{"year":"2015","journal-title":"The International Technology Roadmap for Semiconductors 2 0","key":"ref1"},{"year":"2015","journal-title":"IEEE Standard for Design and Verification of Low-Power Energy-Aware Electronic Systems IEEE Standard 1801–2015","key":"ref9"}],"event":{"name":"2017 27th International Symposium on Power and Timing Modeling, Optimization and Simulation (PATMOS)","start":{"date-parts":[[2017,9,25]]},"location":"Thessaloniki","end":{"date-parts":[[2017,9,27]]}},"container-title":["2017 27th International Symposium on Power and Timing Modeling, Optimization and Simulation (PATMOS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8095277\/8106944\/08106965.pdf?arnumber=8106965","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,12,18]],"date-time":"2017-12-18T18:04:32Z","timestamp":1513620272000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8106965\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,9]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/patmos.2017.8106965","relation":{},"subject":[],"published":{"date-parts":[[2017,9]]}}}