{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T22:03:40Z","timestamp":1729634620957,"version":"3.28.0"},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,9]]},"DOI":"10.1109\/patmos.2017.8106973","type":"proceedings-article","created":{"date-parts":[[2017,11,16]],"date-time":"2017-11-16T16:50:40Z","timestamp":1510851040000},"page":"1-6","source":"Crossref","is-referenced-by-count":0,"title":["Power proportional adder design for Internet of Things in a 65 nm process"],"prefix":"10.1109","author":[{"given":"Adrian","family":"Wheeldon","sequence":"first","affiliation":[]},{"given":"Jordan","family":"Morris","sequence":"additional","affiliation":[]},{"given":"Danil","family":"Sokolov","sequence":"additional","affiliation":[]},{"given":"Alex","family":"Yakovlev","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2002.1018139"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-3385-3"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"31","DOI":"10.1109\/JSSC.2015.2477046","article-title":"A subthreshold ARM cortcx-M0+ subsystem in 65 nm CMOS for WSN applications with 14 Power Domains, 10T SRAM, and integrated voltage regulator","volume":"51","author":"myers","year":"2016","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.837945"},{"journal-title":"Automated synthesis of asynchronous circuits using direct mapping for control and data paths","year":"2006","author":"sokolov","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2017.14"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2014.2313294"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/CCE.2014.6916720"}],"event":{"name":"2017 27th International Symposium on Power and Timing Modeling, Optimization and Simulation (PATMOS)","start":{"date-parts":[[2017,9,25]]},"location":"Thessaloniki","end":{"date-parts":[[2017,9,27]]}},"container-title":["2017 27th International Symposium on Power and Timing Modeling, Optimization and Simulation (PATMOS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8095277\/8106944\/08106973.pdf?arnumber=8106973","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,6]],"date-time":"2019-10-06T03:48:09Z","timestamp":1570333689000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8106973\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,9]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/patmos.2017.8106973","relation":{},"subject":[],"published":{"date-parts":[[2017,9]]}}}