{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T02:36:49Z","timestamp":1729651009764,"version":"3.28.0"},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,9]]},"DOI":"10.1109\/patmos.2017.8106989","type":"proceedings-article","created":{"date-parts":[[2017,11,16]],"date-time":"2017-11-16T16:50:40Z","timestamp":1510851040000},"page":"1-8","source":"Crossref","is-referenced-by-count":0,"title":["Architecture exploration of a fixed point computation unit using precise timing spiking neurons"],"prefix":"10.1109","author":[{"given":"Thomas","family":"Mesquida","sequence":"first","affiliation":[]},{"given":"Alexandre","family":"Valentian","sequence":"additional","affiliation":[]},{"given":"David","family":"Bol","sequence":"additional","affiliation":[]},{"given":"Edith","family":"Beigne","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","article-title":"Several arithmetic operations on spiking neural p systems","author":"et","year":"0","journal-title":"2013 ICCSEE 2013"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/2508148.2485923","article-title":"Continuous real-world inputs can open up alternative accelerator designs","volume":"41","author":"et","year":"2013","journal-title":"SIGARCH Comput Archit News"},{"key":"ref12","article-title":"STICK: spike time interval computational kernel, A framework for general purpose computation using neurons, precise timing, delays, and synchrony","author":"et","year":"2015","journal-title":"CoRR vol abs\/1507 06222"},{"key":"ref13","doi-asserted-by":"crossref","first-page":"715","DOI":"10.1016\/S0893-6080(01)00083-1","article-title":"Spike-based strategies for rapid processing","volume":"14","author":"et","year":"2001","journal-title":"Neural Networks"},{"key":"ref14","doi-asserted-by":"crossref","first-page":"520","DOI":"10.1038\/381520a0","article-title":"Speed of processing in the human visual system","volume":"381","author":"et","year":"1996","journal-title":"Nature"},{"journal-title":"N2d2","year":"0","key":"ref15"},{"key":"ref16","first-page":"54","article-title":"An asynchronous noc architecture providing low latency service and its multi-level design framework","author":"et","year":"2005","journal-title":"IEEE International Symposium on Asynchronous Circuits and Systems"},{"key":"ref17","first-page":"94","author":"et","year":"2011","journal-title":"On Line Power Optimization of Data Flow Multi-core Architecture Based on Vdd-Hopping for Local DVFS"},{"key":"ref4","first-page":"1422","article-title":"Dynamic resolution event-based temporal contrast vision sensor","author":"et","year":"2016","journal-title":"2016 IEEE International Symposium on Circuits and Systems (ISCAS)"},{"key":"ref3","first-page":"66","article-title":"4.1 a 640x480 dynamic vision sensor with a 9 m pixel and 300meps address-event representation","author":"et","year":"2017","journal-title":"2017 IEEE International Solid-State Circuits Conference (ISSCC)"},{"key":"ref6","first-page":"1","article-title":"Dynamic vision sensor for low power applications","author":"et","year":"2014","journal-title":"The 18th IEEE International Symposium on Consumer Electronics (ISCE 2014)"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"2149","DOI":"10.1109\/JSSC.2015.2425886","article-title":"A dynamic vision sensor with land in-pixel asynchronous delta modulator for event encoding","volume":"50","author":"et","year":"2015","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"ref8","first-page":"1947","article-title":"A wafer-scale neuromorphic hardware system for large-scale neural modeling","author":"et","year":"2010","journal-title":"Proceedings of 2010 IEEE International Symposium on Circuits and Systems"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"1537","DOI":"10.1109\/TCAD.2015.2474396","article-title":"Truenorth: Design and tool flow of a 65 mw 1 million neuron programmable neurosynaptic chip","volume":"34","author":"et","year":"2015","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"ref2","first-page":"10581066","article-title":"Regularization of neural networks using dropconnect","author":"et","year":"2013","journal-title":"Proceedings of the 30thInternational Conference on Machine Learning"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.3389\/fnins.2013.00118"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"699","DOI":"10.1109\/JPROC.2014.2313565","article-title":"Neurogrid: A mixed-analog-digital multichip system for large-scale neural simulations","volume":"102","author":"et","year":"2014","journal-title":"Proceedings of the IEEE"}],"event":{"name":"2017 27th International Symposium on Power and Timing Modeling, Optimization and Simulation (PATMOS)","start":{"date-parts":[[2017,9,25]]},"location":"Thessaloniki","end":{"date-parts":[[2017,9,27]]}},"container-title":["2017 27th International Symposium on Power and Timing Modeling, Optimization and Simulation (PATMOS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8095277\/8106944\/08106989.pdf?arnumber=8106989","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,6]],"date-time":"2019-10-06T03:48:13Z","timestamp":1570333693000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8106989\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,9]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/patmos.2017.8106989","relation":{},"subject":[],"published":{"date-parts":[[2017,9]]}}}