{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T11:26:20Z","timestamp":1730287580895,"version":"3.28.0"},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,7]]},"DOI":"10.1109\/patmos.2018.8464149","type":"proceedings-article","created":{"date-parts":[[2018,9,13]],"date-time":"2018-09-13T21:47:06Z","timestamp":1536875226000},"page":"46-53","source":"Crossref","is-referenced-by-count":2,"title":["A Novel Methodology for Evaluating the Energy Consumption of IP Blocks in System-Level Designs"],"prefix":"10.1109","author":[{"given":"Johannes","family":"Knodtel","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wolffhardt","family":"Schwabe","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tobias","family":"Lieske","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marc","family":"Reichenbach","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dietmar","family":"Fey","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1268921"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2000.840011"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2555486.2555491"},{"key":"ref6","first-page":"1","article-title":"A novel simulation environment enabling multilevel power estimation of digital systems","author":"nagy","year":"2011","journal-title":"Thermal Investigations of ICs and Systems (THER-MINIC) 2011 17th International Workshop On"},{"journal-title":"riscv-isa-sim Spike a RISC-VISA Simulator original-date 2011–08-26T20 00 24Z","year":"2018","key":"ref11"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"451","DOI":"10.1007\/978-3-319-16214-0_42","article-title":"Pyverilog: A Python-Based Hardware Design Processing Toolkit for Verilog HDL","volume":"9040","author":"shinya","year":"2015","journal-title":"Applied Reconfigurable Computing"},{"journal-title":"Accurate System Level Power Estimation through Fast Gate-Level Power Characterization","year":"0","author":"xu","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/LATW.2012.6261250"},{"journal-title":"IEEE Std 1364–2001","article-title":"IEEE Standard Verilog Hardware Description Language","year":"2001","key":"ref2"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2206781.2206839"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1996.569826"}],"event":{"name":"2018 28th International Symposium on Power and Timing Modeling, Optimization and Simulation (PATMOS)","start":{"date-parts":[[2018,7,2]]},"location":"Platja d'Aro","end":{"date-parts":[[2018,7,4]]}},"container-title":["2018 28th International Symposium on Power and Timing Modeling, Optimization and Simulation (PATMOS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8450936\/8463989\/08464149.pdf?arnumber=8464149","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,26]],"date-time":"2022-01-26T11:47:55Z","timestamp":1643197675000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8464149\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,7]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/patmos.2018.8464149","relation":{},"subject":[],"published":{"date-parts":[[2018,7]]}}}