{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,21]],"date-time":"2025-06-21T11:27:21Z","timestamp":1750505241826,"version":"3.28.0"},"reference-count":21,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,7]]},"DOI":"10.1109\/patmos.2018.8464153","type":"proceedings-article","created":{"date-parts":[[2018,9,13]],"date-time":"2018-09-13T21:47:06Z","timestamp":1536875226000},"page":"229-236","source":"Crossref","is-referenced-by-count":1,"title":["Towards a Cross-Layer Framework for Accurate Power Modeling of Microprocessor Designs"],"prefix":"10.1109","author":[{"given":"Monir","family":"Zaman","sequence":"first","affiliation":[]},{"given":"Mustafa M.","family":"Shihab","sequence":"additional","affiliation":[]},{"given":"Ayse K.","family":"Coskun","sequence":"additional","affiliation":[]},{"given":"Yiorgos","family":"Makris","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","article-title":"The risc-v instruction set manual, volume i: Base user-level isa. eecs department","author":"waterman","year":"2011","journal-title":"University of California"},{"key":"ref11","article-title":"Evaluating future microprocessors: the simplescalar tool set","author":"burger","year":"1996","journal-title":"University of Wisconsin-Madison Tech Rep"},{"key":"ref12","article-title":"Risc5: Implementing the RISC-V ISA in gem5","author":"roelke","year":"2017","journal-title":"First Workshop on Computer Architecture Research with RISC-V (CARRV)"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2008.4751891"},{"key":"ref14","article-title":"Generation, validation and analysis of spec cpu2006 simulation points based on branch, memory and tlb characteristics","author":"ganesan","year":"2009","journal-title":"SPEC Benchmark Workshop Springer"},{"key":"ref15","first-page":"1","article-title":"Simpoint 3.0: Faster and more flexible program phase analysis","volume":"7","author":"hamerly","year":"2005","journal-title":"Journal of Instruction Level Parallelism"},{"key":"ref16","doi-asserted-by":"crossref","DOI":"10.1109\/PACT.2003.1238020","article-title":"Picking statistically valid and early simulation points","author":"perelman","year":"2003","journal-title":"Proceedings of the 12th International Conference on Parallel Architectures and Compilation Techniques ser PACT ' ‘03"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/635508.605403"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2014.6844457"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1016\/j.simpat.2016.06.006"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/2.675637"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/SAMOS.2014.6893220"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2012.6263957"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"475","DOI":"10.1145\/2508148.2485963","article-title":"Zsim: Fast and accurate microarchitec-tural simulation of thousand-core systems","volume":"41","author":"sanchez","year":"2013","journal-title":"ACM SIGARCH Computer Architecture News"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2016.7482096"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/1186736.1186737","article-title":"Spec cpu2006 benchmark descriptions","volume":"34","author":"henning","year":"2006","journal-title":"SIGARCH Comput Archit News"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ReCoSoC.2012.6322869"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/2678277"},{"key":"ref21","doi-asserted-by":"crossref","first-page":"169","DOI":"10.1145\/2492101.1555369","article-title":"Evaluating the impact of job scheduling and power management on processor lifetime for chip multiprocessors","volume":"37","author":"coskun","year":"2009","journal-title":"SIGMETRICS Perform Eval Rev"}],"event":{"name":"2018 28th International Symposium on Power and Timing Modeling, Optimization and Simulation (PATMOS)","start":{"date-parts":[[2018,7,2]]},"location":"Platja d'Aro","end":{"date-parts":[[2018,7,4]]}},"container-title":["2018 28th International Symposium on Power and Timing Modeling, Optimization and Simulation (PATMOS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8450936\/8463989\/08464153.pdf?arnumber=8464153","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,26]],"date-time":"2022-01-26T10:54:30Z","timestamp":1643194470000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8464153\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,7]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/patmos.2018.8464153","relation":{},"subject":[],"published":{"date-parts":[[2018,7]]}}}