{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T11:26:24Z","timestamp":1730287584077,"version":"3.28.0"},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,7]]},"DOI":"10.1109\/patmos.2018.8464158","type":"proceedings-article","created":{"date-parts":[[2018,9,13]],"date-time":"2018-09-13T21:47:06Z","timestamp":1536875226000},"page":"243-247","source":"Crossref","is-referenced-by-count":6,"title":["Reconfigurable Switched Capacitor DC-DC Converter for Improved Security in IoT Devices"],"prefix":"10.1109","author":[{"given":"Ruzica","family":"Jevtic","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marko","family":"Ylitolva","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lauri","family":"Koskinen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","article-title":"An Enhanced Security Buck DC-DC Converter with True-Random-Number-Based Pseudo Hysteresis Controller for Internet of Everything (IoE) Devices","author":"chu","year":"2018","journal-title":"International Solid-State Circuits Conference"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4614-4280-6"},{"journal-title":"Analytical and Practical Analysis of Switched-Capacitor DC-DC Converters Technical Report UC Berkeley","year":"2006","author":"seeman","key":"ref12"},{"journal-title":"Switched-Capacitor DC-DC Converter Superior where the Buck Converter has dominated Technical Report UC Berkeley","year":"2011","author":"wai-shai ng","key":"ref13"},{"journal-title":"Performance limits of switched capacitor DC-DC converters 1995","year":"0","author":"maksimovic","key":"ref14"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2159054"},{"key":"ref4","article-title":"A 1.67pJ\/cyc 32-bit RISC CPU with Timing-Error Prevention and Adaptive Clocking in 28nm CMOS","author":"hiienkari","year":"2014","journal-title":"The IEEE Custom Integrated Circuits Conference (CICC)"},{"journal-title":"A RISC- V Vector Processor with Tightly-Integrated Switched-Capacitor DC-DC Converters in 28nm FDSOI Journal of Solid-State Circuits","year":"2016","author":"zimmer","key":"ref3"},{"key":"ref6","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-319-49445-6_13","article-title":"Towards securing Low-Power Digital Circuits with Ultra-Low-Voltage Vdd Randomizers","author":"kamel","year":"2016","journal-title":"International Conference on Security Privacy and Applied Cryptography Engineering"},{"key":"ref5","article-title":"Fully Integrated DC-DC Converter and a 0.4V 32-bit CPU with Timing-Error Prevention Supplied from a Prototype 1.55V Li-ion Battery","author":"turnquist","year":"0","journal-title":"VLSI Symposium 2015"},{"key":"ref8","first-page":"169179","article-title":"Converter gating: A power efficient and secure on-chip power delivery system","volume":"4","author":"uzun","year":"2014","journal-title":"IEEE J Emerging Sel Topics Circuits Syst"},{"journal-title":"Evaluation of Dynamic Voltage and Frequency Scaling as a Differential Power Analysis Countermeasure","year":"0","author":"baddam","key":"ref7"},{"key":"ref2","article-title":"Per-Core DVFS for Many-Core Processors in 28nm FDSOI Technology","author":"jevtic","year":"2014","journal-title":"IEEE Transactions on VLSI Systems"},{"key":"ref1","first-page":"16","author":"guilley","year":"0","journal-title":"Evaluation of Power-Constant Dual-Rail Logic as a Protection of Cryptographic Applications in FPGAs Secure System Integration and Reliability Improvement 2008 SSIRI'08"},{"key":"ref9","article-title":"Charge- Witheld Converter Reshuffling: A Countermeasure Against Power Analysis Attacks","volume":"63","author":"yu","year":"2016","journal-title":"IEEE Transactions on Circuits and Systems II"}],"event":{"name":"2018 28th International Symposium on Power and Timing Modeling, Optimization and Simulation (PATMOS)","start":{"date-parts":[[2018,7,2]]},"location":"Platja d'Aro","end":{"date-parts":[[2018,7,4]]}},"container-title":["2018 28th International Symposium on Power and Timing Modeling, Optimization and Simulation (PATMOS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8450936\/8463989\/08464158.pdf?arnumber=8464158","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,26]],"date-time":"2022-01-26T11:17:16Z","timestamp":1643195836000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8464158\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,7]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/patmos.2018.8464158","relation":{},"subject":[],"published":{"date-parts":[[2018,7]]}}}