{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T23:57:45Z","timestamp":1725494265054},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,7]]},"DOI":"10.1109\/patmos.2018.8464159","type":"proceedings-article","created":{"date-parts":[[2018,9,13]],"date-time":"2018-09-13T21:47:06Z","timestamp":1536875226000},"page":"88-91","source":"Crossref","is-referenced-by-count":0,"title":["Combined Analysis of Supply Voltage and Body-Bias Voltage for Energy Management"],"prefix":"10.1109","author":[{"given":"Rida","family":"Kheirallah","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jean-Marc","family":"Galliere","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nadine","family":"Azemard","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gilles","family":"Ducharme","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"crossref","first-page":"205","DOI":"10.1145\/1393921.1393975","article-title":"probabilistic technique for full chip leakage estimation","author":"liu","year":"2008","journal-title":"ISLPED"},{"journal-title":"Fully Depleted SOI CMOS Circuits and Technology for Ultra Low Power Application","year":"2006","author":"sakurai","key":"ref3"},{"journal-title":"ROC Curves for Continuous Data","year":"2009","author":"chen","key":"ref10"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2012.01.003"},{"year":"0","key":"ref11"},{"key":"ref5","article-title":"The Count of Monte Carlo","author":"scheffer","year":"2004","journal-title":"Proc TAU"},{"key":"ref8","first-page":"1056","article-title":"A gate level methodology for efficient statistical leakage estimation in complex 32nm circuits","author":"joshi","year":"2013","journal-title":"DATE 2013"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1166\/jolpe.2016.1420"},{"key":"ref2","first-page":"181","article-title":"Adjustment-based Modeling for Statistical Static Timing Analysis with High Dimension of Variability","author":"xie","year":"2008","journal-title":"Proc ICCAD"},{"key":"ref9","article-title":"Exploring Fdsoi devices for asynchronous Full-Adder at Sub-Treshold level","author":"amat","year":"2015","journal-title":"27th ECS Meeting"},{"key":"ref1","first-page":"60","article-title":"Leakage Current Variability in Nanometer Technologies","author":"anis","year":"2005","journal-title":"9th IDEA Symposium"}],"event":{"name":"2018 28th International Symposium on Power and Timing Modeling, Optimization and Simulation (PATMOS)","start":{"date-parts":[[2018,7,2]]},"location":"Platja d'Aro","end":{"date-parts":[[2018,7,4]]}},"container-title":["2018 28th International Symposium on Power and Timing Modeling, Optimization and Simulation (PATMOS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8450936\/8463989\/08464159.pdf?arnumber=8464159","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,26]],"date-time":"2022-01-26T08:31:55Z","timestamp":1643185915000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8464159\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,7]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/patmos.2018.8464159","relation":{},"subject":[],"published":{"date-parts":[[2018,7]]}}}