{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T11:26:34Z","timestamp":1730287594683,"version":"3.28.0"},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,7]]},"DOI":"10.1109\/patmos.2018.8464176","type":"proceedings-article","created":{"date-parts":[[2018,9,13]],"date-time":"2018-09-13T21:47:06Z","timestamp":1536875226000},"page":"1-6","source":"Crossref","is-referenced-by-count":1,"title":["Hierarchical Timing-Critical Paths Analysis in Sequential Circuits"],"prefix":"10.1109","author":[{"given":"Lembit","family":"Jurimagi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Raimund","family":"Ubar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Maksim","family":"Jenihhin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jaan","family":"Raik","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sergei","family":"Devadze","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sergei","family":"Kostin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"9","article-title":"Identification of Critical Primitive Path Delay Faults without any Path Enumeration","author":"christou","year":"2010","journal-title":"28th IEEE VLSI Test Symposium"},{"key":"ref11","article-title":"Longest Path Selection for Delay Test Under Process Variation","author":"lu","year":"2004","journal-title":"ASP-DAC"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.835137"},{"key":"ref13","first-page":"112","article-title":"VIPER: An Efficient Vigorously Sensitizable Path Extractor","author":"chang","year":"1993","journal-title":"30thACM\/IEEE DAC"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/54.485782"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.2298\/FUEE1103281S"},{"journal-title":"Delay Fault Testing for VLSI Circuits","year":"1998","author":"kwang-ting (tim) cheng","key":"ref16"},{"journal-title":"VLSI Test Principles and Architectures","year":"2006","author":"wang","key":"ref17"},{"key":"ref18","first-page":"308","article-title":"Adaptive guardband scheduling to improve system-level efficiency of POWER7+","author":"zu","year":"2015","journal-title":"48thIEEE\/ACM Symp on Microarchitecture (MICRO)"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/43.205001"},{"key":"ref3","first-page":"139","article-title":"Verification of timing constraints on large digital systems","author":"mcwilliams","year":"1980","journal-title":"17th DAC"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/43.251156"},{"key":"ref5","first-page":"301","volume":"4148","author":"ferrao","year":"2006","journal-title":"Considering Zero-Arrival Time and Block-Arrival Time in Hierarchical Functional Timing Analysis"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"77","DOI":"10.1109\/TCAD.2004.839488","article-title":"Efficient Identification of Testable Path Delay Faults Using Decision Diagrams","volume":"24","author":"padmanaban","year":"2005","journal-title":"IEEE Trans on CAD of IC and Systems"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1998.705250"},{"key":"ref2","article-title":"Reliability Challenges of Real-Time Systems in Forthcoming Technology Nodes","author":"hamdioui","year":"2013","journal-title":"Proc ACM\/IEEE DATE"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2005.852523"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/43.892858"}],"event":{"name":"2018 28th International Symposium on Power and Timing Modeling, Optimization and Simulation (PATMOS)","start":{"date-parts":[[2018,7,2]]},"location":"Platja d'Aro","end":{"date-parts":[[2018,7,4]]}},"container-title":["2018 28th International Symposium on Power and Timing Modeling, Optimization and Simulation (PATMOS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8450936\/8463989\/08464176.pdf?arnumber=8464176","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,26]],"date-time":"2022-01-26T08:35:21Z","timestamp":1643186121000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8464176\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,7]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/patmos.2018.8464176","relation":{},"subject":[],"published":{"date-parts":[[2018,7]]}}}