{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,13]],"date-time":"2025-11-13T18:25:24Z","timestamp":1763058324242,"version":"3.28.0"},"reference-count":24,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,7]]},"DOI":"10.1109\/patmos.2019.8862039","type":"proceedings-article","created":{"date-parts":[[2019,10,10]],"date-time":"2019-10-10T23:12:11Z","timestamp":1570749131000},"page":"119-124","source":"Crossref","is-referenced-by-count":3,"title":["Process Variation-Aware Analytical Modeling of Subthreshold Leakage Power"],"prefix":"10.1109","author":[{"given":"Anala","family":"M.","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"B. P.","family":"Harish","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2007.906960"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2005.1560162"},{"key":"ref12","first-page":"393","article-title":"Process variation-aware estimation of static leakage power in nano CMOS","author":"harish","year":"2007","journal-title":"Proceedings of 12th IEEE International Conference on Simulation of Semiconductor Devices and Processes"},{"key":"ref13","first-page":"333","article-title":"Statistical modeling of static leakage power and its variability in CMOS circuits","volume":"5","author":"harish","year":"2011","journal-title":"International Journal of Circuits Systems and Signal Processing"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2012.18"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2018.2870528"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2030433"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cds.2011.0348"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/16.915703"},{"key":"ref19","first-page":"257","article-title":"Analytical modeling of process variability in subthreshold regime for ultra low power applications","author":"anala","year":"2018","journal-title":"Proceedings of IEEE Asia Pacific Conference on Circuits and Systems"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/IWGI.2003.159198"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.842810"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ASQED.2010.5548311"},{"journal-title":"Leakage in Nanometer CMOS Technologies","year":"2006","author":"narendra","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICICDT.2008.4567301"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.821549"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2002.808156"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065716"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"161","DOI":"10.1109\/ASPDAC.2009.4796474","article-title":"Statistical modeling and analysis of chip-level leakage power by spectral stochastic method","author":"shen","year":"2009","journal-title":"Proceedings of Asia and South Pacific Design Automation Conference"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2158704"},{"journal-title":"The International Technology Roadmap for Semiconductors (ITRS)","year":"2005","key":"ref22"},{"journal-title":"Fundamentals of Modern VLSI Devices","year":"1998","author":"taur","key":"ref21"},{"key":"ref24","first-page":"567","article-title":"A 130nm generation logic technology featuring 70nm transistors, dual Vt transistors and 6 layers of Cu interconnect","author":"tyagi","year":"2000","journal-title":"Proceedings of International Electron Devices Meeting"},{"journal-title":"Predictive Technology Model (PTM)","year":"0","key":"ref23"}],"event":{"name":"2019 29th International Symposium on Power and Timing Modeling, Optimization and Simulation (PATMOS)","start":{"date-parts":[[2019,7,1]]},"location":"Rhodes, Greece","end":{"date-parts":[[2019,7,3]]}},"container-title":["2019 29th International Symposium on Power and Timing Modeling, Optimization and Simulation (PATMOS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8854775\/8862002\/08862039.pdf?arnumber=8862039","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,7,24]],"date-time":"2024-07-24T21:18:15Z","timestamp":1721855895000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8862039\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,7]]},"references-count":24,"URL":"https:\/\/doi.org\/10.1109\/patmos.2019.8862039","relation":{},"subject":[],"published":{"date-parts":[[2019,7]]}}}