{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T08:48:15Z","timestamp":1725612495719},"reference-count":29,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2003]]},"DOI":"10.1109\/pccc.2003.1203717","type":"proceedings-article","created":{"date-parts":[[2008,6,30]],"date-time":"2008-06-30T16:08:53Z","timestamp":1214842133000},"page":"343-350","source":"Crossref","is-referenced-by-count":8,"title":["The potential of compression to improve memory system performance, power consumption, and cost"],"prefix":"10.1109","author":[{"given":"N.R.","family":"Mahapatra","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Jiangjiang Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"K.","family":"Sundaresan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Dangeti","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"B.V.","family":"Venkatrao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:19981797"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1994.331903"},{"key":"ref12","first-page":"184","article-title":"Design and Evaluation of a Selective Compressed Memory System","author":"lee","year":"1999","journal-title":"Proceedings of International Conference on Computer Design"},{"key":"ref13","article-title":"Code Compression for DSP","author":"lefurgy","year":"1998","journal-title":"Technical Report CSE-TR-380-98"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/43.811316"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ARVLSI.1995.515626"},{"key":"ref16","article-title":"Memory System Compression and ItsBenefits","author":"liu","year":"2002","journal-title":"Proceedings of the 15th Annual IEEE International ASIC\/SOC Conference"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/773146.773048"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1990.151442"},{"key":"ref19","article-title":"ACTI 3.0: An Integrated Cache Cycle Timing, Power, and Area Model","author":"shivakumar","year":"2001","journal-title":"Technical Report WRL Research Report 2001\/2"},{"key":"ref28","first-page":"265","article-title":"An Object Code Compression Approach toEmbedded Processors","author":"yoshida","year":"1997","journal-title":"Proceedings of International Symposium on Low Power Electronics and Design"},{"key":"ref4","article-title":"Memory Bus Encoding for Low-power: A Tutorial","author":"cheng","year":"2001","journal-title":"Proceedings of InternationalSymposium on Quality Electronic Design"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337436"},{"key":"ref3","article-title":"Selective Instruction Compression for Memory EnergyReduction in Embedded systems","author":"benini","year":"1999","journal-title":"Proceedings of International Symposium on Low Power Electronics and Design"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/183019.183032"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ASIC.1998.723009"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.1995.386552"},{"journal-title":"Computer Architecture A Quantitative Approach","year":"1996","author":"hennessey","key":"ref8"},{"key":"ref7","article-title":"Codepack[tm]: Code Compression for PowerPC Processors","author":"game","year":"2000","journal-title":"IBM White Paper"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/123465.123470"},{"journal-title":"MIPS16 High-density MIPS for the embedded market","year":"1997","author":"kissell","key":"ref9"},{"journal-title":"Advanced RISC Machines An Introduction to Thumb","year":"1995","key":"ref1"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2000.852719"},{"key":"ref22","doi-asserted-by":"crossref","DOI":"10.1145\/360128.360150","article-title":"Dynamic Zero Compression for Cache Energy Reduction","author":"villa","year":"2000","journal-title":"Proc of ACM\/IEEE Annual International Symposium on Microarchitecture"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1147\/rd.452.0271"},{"journal-title":"Computers as Components Principles of Embedded Computing System Design","year":"2001","author":"wolf","key":"ref24"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/MASCOT.1994.284438"},{"key":"ref26","doi-asserted-by":"crossref","DOI":"10.1145\/360128.360154","article-title":"Frequent Value Compression in Data Caches","author":"yang","year":"2000","journal-title":"Proc of the ACM\/IEEE international symposium on Microarchitecture"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1992.697002"}],"event":{"name":"Conference Proceedings of the 2003 IEEE International Performance, Computing, and Communications Conference, 2003.","start":{"date-parts":[[2003,4,11]]},"location":"Phoenix, AZ, USA","end":{"date-parts":[[2003,4,11]]}},"container-title":["Conference Proceedings of the 2003 IEEE International Performance, Computing, and Communications Conference, 2003."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8553\/27061\/01203717.pdf?arnumber=1203717","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,12]],"date-time":"2019-05-12T11:44:30Z","timestamp":1557661470000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1203717\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003]]},"references-count":29,"URL":"https:\/\/doi.org\/10.1109\/pccc.2003.1203717","relation":{},"subject":[],"published":{"date-parts":[[2003]]}}}