{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T23:57:46Z","timestamp":1725667066579},"reference-count":25,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,12]]},"DOI":"10.1109\/pccc.2012.6407785","type":"proceedings-article","created":{"date-parts":[[2013,1,17]],"date-time":"2013-01-17T20:29:22Z","timestamp":1358454562000},"page":"416-423","source":"Crossref","is-referenced-by-count":3,"title":["Parallelized benchmark-driven performance evaluation of SMPs and tiled multi-core architectures for embedded systems"],"prefix":"10.1109","author":[{"given":"Arslan","family":"Munir","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ann","family":"Gordon-Ross","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sanjay","family":"Ranka","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"NASA Advanced Supercomputing (NAS) Parallel Benchmarks","year":"2012","key":"19"},{"journal-title":"LINPACK Benchamarks","year":"2012","key":"17"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.3390\/s110807908"},{"journal-title":"Sensor","year":"2012","key":"15"},{"journal-title":"TOP 500 Supercomputer Sites","year":"2012","key":"16"},{"journal-title":"Manycore Without Boundaries TILEPro64 Processor","year":"2012","key":"13"},{"journal-title":"Linux and Symmetric Multiprocessing","year":"2012","key":"14"},{"key":"11","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4419-0263-4","author":"keckler","year":"2009","journal-title":"Multicore Processors and Systems"},{"journal-title":"Manycore Without Boundaries TILE64 Processor","year":"2012","key":"12"},{"journal-title":"Introduction to Parallel Computing","year":"1994","author":"kumar","key":"21"},{"journal-title":"Class Flops Counting Floating Point Operations","year":"2012","key":"20"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1145\/1862648.1862649"},{"journal-title":"Tilera Official Documentation","article-title":"Tile Processor Architecture Overview","year":"2009","key":"23"},{"journal-title":"Tilera Official Documentation","article-title":"TILEmPower Appliance User's Guide","year":"2010","key":"24"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1145\/1562764.1562783"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-68555-5_28"},{"journal-title":"Tilera Official Documentation","article-title":"Tilera Multicore Development Environment: iLib API Reference Manual","year":"2009","key":"2"},{"journal-title":"Tilera Official Documentation","article-title":"Tile Processor Architecture Overview for the TILEPro Series","year":"2009","key":"10"},{"journal-title":"Parallel Computer Architecture A Hardware\/Software Approach","year":"1999","author":"culler","key":"1"},{"key":"7","article-title":"Computation and Energy Efficient Image Processing in Wireless Sensor Networks Based on Reconfigurable Computing","author":"kwok","year":"0","journal-title":"Proc of the International Conference on Parallel Processing Workshops (ICPPW) Columbus Ohio August 2006"},{"key":"6","article-title":"Power\/Performance Exploration of Single-Core and Multi-core Processor Approaches for Biomedical Signal Processing","author":"dogan","year":"0","journal-title":"Proc of the Workshop on Power and Timing Modeling Optimization and Simulation (PATMOS) Madrid Spain September 2011"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-68555-5_19"},{"key":"4","article-title":"Programming for Parallelism and Locality with Hierarchically Tiled Arrays","author":"bikshandi","year":"0","journal-title":"Proc of the ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming (PPoPP) Manhattan New York City New York March 2006"},{"journal-title":"Quad-Core Intel Xeon Processor 5400 Series Datasheet","year":"2008","key":"9"},{"journal-title":"Intel Xeon Processor E5430","year":"2012","key":"8"}],"event":{"name":"2012 IEEE 31st International Performance Computing and Communications Conference (IPCCC)","start":{"date-parts":[[2012,12,1]]},"location":"Austin, TX, USA","end":{"date-parts":[[2012,12,3]]}},"container-title":["2012 IEEE 31st International Performance Computing and Communications Conference (IPCCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6389872\/6407649\/06407785.pdf?arnumber=6407785","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T05:50:44Z","timestamp":1498024244000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6407785\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,12]]},"references-count":25,"URL":"https:\/\/doi.org\/10.1109\/pccc.2012.6407785","relation":{},"subject":[],"published":{"date-parts":[[2012,12]]}}}