{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,3]],"date-time":"2024-09-03T18:02:30Z","timestamp":1725386550357},"reference-count":31,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,12]]},"DOI":"10.1109\/pccc.2016.7820659","type":"proceedings-article","created":{"date-parts":[[2017,1,19]],"date-time":"2017-01-19T21:16:58Z","timestamp":1484860618000},"page":"1-10","source":"Crossref","is-referenced-by-count":0,"title":["Small cache lookaside table for fast DRAM cache access"],"prefix":"10.1109","author":[{"given":"Xi","family":"Tao","sequence":"first","affiliation":[]},{"given":"Qi","family":"Zeng","sequence":"additional","affiliation":[]},{"given":"Jih-Kwon","family":"Peir","sequence":"additional","affiliation":[]},{"given":"Shih-Lien","family":"Lu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"CACTI 6 5","year":"0","key":"ref31"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2007.4601880"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485957"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.51"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2010.5416642"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1147\/sj.71.0015"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.15"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669139"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155673"},{"key":"ref17","article-title":"Challenges in Heterogeneous Die-Stacked and Off-Chip Memory Systems","author":"loh","year":"2012","journal-title":"SHAW"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2012.2"},{"key":"ref19","article-title":"Hybrid Memory Cube: Breakthrough DRAM Performance with a Fundamentally Re-Architected DRAM Subsystem","author":"pawlowski","year":"2011","journal-title":"Hot Chips"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1987.5009537"},{"key":"ref4","article-title":"Microarchitecture optimizations for exploiting memory-level parallelism","author":"chou","year":"2004","journal-title":"ISCA"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.56"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.63"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2010.50"},{"key":"ref29","article-title":"POWER4 system microarchitecture","author":"tendler","year":"2001","journal-title":"IBM Technical White Paper"},{"key":"ref5","article-title":"2.5-dimensional VLSI system integration","author":"deng","year":"2005","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2014.10"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056059"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2063384.2063454"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2628071.2628089"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/5.929647"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1990.134521"},{"journal-title":"Scaling the Bandwidth Wall Challenges in and Avenues for CMP Scaling","year":"2009","author":"rogers","key":"ref22"},{"key":"ref21","article-title":"Fundamental Latency Trade-offs in Architecting DRAM Caches","author":"qureshi","year":"2012","journal-title":"Micro"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1994.288133"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2011.4"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.31"},{"key":"ref25","article-title":"A case for (partially) tagged geometric history length branch prediction","author":"seznec","year":"2006","journal-title":"Journal of Instruction Level Parallelism"}],"event":{"name":"2016 IEEE 35th International Performance Computing and Communications Conference (IPCCC)","start":{"date-parts":[[2016,12,9]]},"location":"Las Vegas, NV, USA","end":{"date-parts":[[2016,12,11]]}},"container-title":["2016 IEEE 35th International Performance Computing and Communications Conference (IPCCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7803497\/7820593\/07820659.pdf?arnumber=7820659","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,10,2]],"date-time":"2017-10-02T22:29:46Z","timestamp":1506983386000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7820659\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,12]]},"references-count":31,"URL":"https:\/\/doi.org\/10.1109\/pccc.2016.7820659","relation":{},"subject":[],"published":{"date-parts":[[2016,12]]}}}