{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,13]],"date-time":"2026-03-13T14:57:08Z","timestamp":1773413828024,"version":"3.50.1"},"reference-count":28,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,12]]},"DOI":"10.1109\/pccc.2016.7820660","type":"proceedings-article","created":{"date-parts":[[2017,1,20]],"date-time":"2017-01-20T02:16:58Z","timestamp":1484878618000},"page":"1-8","source":"Crossref","is-referenced-by-count":5,"title":["LAMS: A latency-aware memory scheduling policy for modern DRAM systems"],"prefix":"10.1109","author":[{"given":"Wenjie","family":"Liu","sequence":"first","affiliation":[]},{"given":"Ping","family":"Huang","sequence":"additional","affiliation":[]},{"given":"Tang","family":"Kun","sequence":"additional","affiliation":[]},{"given":"Tao","family":"Lu","sequence":"additional","affiliation":[]},{"given":"Ke","family":"Zhou","sequence":"additional","affiliation":[]},{"given":"Chunhua","family":"Li","sequence":"additional","affiliation":[]},{"given":"Xubin","family":"He","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","article-title":"Improving Memory Scheduling via Processor-Side Load Criticality Information","author":"mukundan","year":"2013","journal-title":"ISCA"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339668"},{"key":"ref12","article-title":"Self-Optimizing Memory Controllers: A Reinforcement Learning Approach","author":"ipek","year":"2008","journal-title":"ISCA"},{"key":"ref13","article-title":"Staged Memory Scheduling: Achieving High Performance and Scalability in Heterogeneous Systems","author":"ausavarungnirun","year":"2012","journal-title":"ISCA"},{"key":"ref14","article-title":"MORSE: Multi-objective Reconfigurable Self-optimizing Memory Scheduler","author":"martinez","year":"2012","journal-title":"HPCA"},{"key":"ref15","article-title":"Parallelism-aware batch scheduling: Enhancing both performance and fairness of shared dram systems","author":"mutlu","year":"0","journal-title":"ISCA"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835945"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.51"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155663"},{"key":"ref19","article-title":"Atlas: A scalable and high-performance scheduling algorithm for multiple memory controllers","author":"kim","year":"2010","journal-title":"HPCA"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2014.6974655"},{"key":"ref4","article-title":"Elastic Refresh: Techniques to Mitigate Refresh Penalties in High Density Memory","author":"stuechelix","year":"2010","journal-title":"Micro"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485955"},{"key":"ref3","article-title":"Row-buffer decoupling: A case for low-latency dram microarchitecture","year":"2014","journal-title":"ISCA"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6168944"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522355"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830827"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835947"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540725"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835946"},{"key":"ref1","article-title":"Tiered-latency dram: A low latency and low cost dram architecture","author":"lee","year":"2013","journal-title":"HPCA"},{"key":"ref20","author":"chatterjee","year":"2012","journal-title":"Usimm the utah simulated memory module a simulation infrastructure for the jwac memory scheduling championship"},{"key":"ref22","article-title":"The compact memory scheduling maximizing row buffer locality","author":"moon","year":"2012","journal-title":"JILP Memory Scheduling Championship"},{"key":"ref21","article-title":"High performance memory access scheduling using compute-phase prediction and writeback-refresh overlap","author":"ishii","year":"2012","journal-title":"JILP Memory Scheduling Championship"},{"key":"ref24","article-title":"Thread-fair memory request reordering","author":"fang","year":"2012","journal-title":"JILP Memory Scheduling Championship"},{"key":"ref23","article-title":"Request density aware fair memory scheduling","author":"ikeda","year":"2012","journal-title":"JILP Memory Scheduling Championship"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2012.6237032"},{"key":"ref25","article-title":"RAIDR: Retention-Aware Intelligent DRAM Refresh","author":"liu","year":"2012","journal-title":"ISCA"}],"event":{"name":"2016 IEEE 35th International Performance Computing and Communications Conference (IPCCC)","location":"Las Vegas, NV, USA","start":{"date-parts":[[2016,12,9]]},"end":{"date-parts":[[2016,12,11]]}},"container-title":["2016 IEEE 35th International Performance Computing and Communications Conference (IPCCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7803497\/7820593\/07820660.pdf?arnumber=7820660","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,10,3]],"date-time":"2017-10-03T01:51:51Z","timestamp":1506995511000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7820660\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,12]]},"references-count":28,"URL":"https:\/\/doi.org\/10.1109\/pccc.2016.7820660","relation":{},"subject":[],"published":{"date-parts":[[2016,12]]}}}