{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,3]],"date-time":"2026-07-03T06:19:43Z","timestamp":1783059583523,"version":"3.54.6"},"reference-count":16,"publisher":"IEEE","license":[{"start":{"date-parts":[[2026,3,16]],"date-time":"2026-03-16T00:00:00Z","timestamp":1773619200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,3,16]],"date-time":"2026-03-16T00:00:00Z","timestamp":1773619200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026,3,16]]},"DOI":"10.1109\/percomworkshops68308.2026.11585226","type":"proceedings-article","created":{"date-parts":[[2026,7,2]],"date-time":"2026-07-02T19:42:40Z","timestamp":1783021360000},"page":"458-460","source":"Crossref","is-referenced-by-count":0,"title":["Hardware log\n                    <sub>2<\/sub>\n                    N Network with Matrix-Based Control and Alternate-Path Routing"],"prefix":"10.1109","author":[{"given":"Marek","family":"Michalski","sequence":"first","affiliation":[{"name":"Poznan University of Technology,Faculty of Computing and Telecommunications,Pozna&#x0144;,Poland"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","article-title":"Intel Demonstrates First Fully Integrated Optical I\/O Chiplet","author":"Newsroom","year":"2024"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/HCS61935.2024.10665032"},{"key":"ref3","article-title":"Analyzing Nonblocking Switching Networks using Linear Programming","author":"Ngo","year":"2012"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCOMM.2008.060380"},{"key":"ref5","article-title":"NetFPGA-10G"},{"key":"ref6","article-title":"ML505\/ML506\/ML507 Evaluation Platform, User Guide (UG347)","year":"2009"},{"key":"ref7","article-title":"Virtex-5 Family FPGAs (Product Table)","year":"2007"},{"key":"ref8","article-title":"Inter-Switch Link and IEEE 802.1Q Frame Format","volume-title":"(VID is a 12-bit field, 0\u20134095)","author":"Systems"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSAC.2006.258221"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSAC-OCN.2008.029707"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/hpsr.2009.5307430"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/icc.2011.5963384"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICC.2013.6655155"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/icccn58024.2023.10230150"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICCCN61486.2024.10637607"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/PerComWorkshops59983.2024.10503100"}],"event":{"name":"2026 IEEE International Conference on Pervasive Computing and Communications Workshops and other Affiliated Events (PerCom Workshops)","location":"Pisa, Italy","start":{"date-parts":[[2026,3,16]]},"end":{"date-parts":[[2026,3,20]]}},"container-title":["2026 IEEE International Conference on Pervasive Computing and Communications Workshops and other Affiliated Events (PerCom Workshops)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11585185\/11585186\/11585226.pdf?arnumber=11585226","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,7,3]],"date-time":"2026-07-03T05:38:29Z","timestamp":1783057109000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11585226\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,3,16]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/percomworkshops68308.2026.11585226","relation":{},"subject":[],"published":{"date-parts":[[2026,3,16]]}}}