{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T03:53:40Z","timestamp":1725422020288},"reference-count":17,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/prdc.2002.1185640","type":"proceedings-article","created":{"date-parts":[[2003,6,26]],"date-time":"2003-06-26T11:35:00Z","timestamp":1056627300000},"page":"210-218","source":"Crossref","is-referenced-by-count":1,"title":["Level oriented formal model for asynchronous circuit verification and its efficient analysis method"],"prefix":"10.1109","author":[{"given":"T.","family":"Kitai","sequence":"first","affiliation":[]},{"given":"Y.","family":"Oguro","sequence":"additional","affiliation":[]},{"given":"T.","family":"Yoneda","sequence":"additional","affiliation":[]},{"given":"E.","family":"Mercer","sequence":"additional","affiliation":[]},{"given":"C.","family":"Myers","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","article-title":"Modular Synthesis of Timed Circuits using Partial Orders on LPNs","author":"eric","year":"2002","journal-title":"Proc of TPTS2002"},{"key":"ref11","first-page":"65","article-title":"Verification of asynchronous circuits including data-paths","author":"oguro","year":"2000","journal-title":"(in Japanese) Tech Rep IEICE"},{"article-title":"Correctness and Reduction in Timed Circuit Analysis","year":"2002","author":"mercer","key":"ref12"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2001.990323"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.1999.761527"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-63166-6_20"},{"key":"ref16","first-page":"403","article-title":"Verification of timed systems using POSETs","author":"belluomini","year":"1998","journal-title":"CAK Computer Aided Verification LNCS 1427"},{"year":"0","key":"ref17"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"180","DOI":"10.1007\/3-540-60045-0_50","article-title":"Trace theoretic verification of asynchronous circuits using unfoldings","author":"mcmillan","year":"1995","journal-title":"Computer Aided Verification in LNCS"},{"key":"ref3","first-page":"374","article-title":"Verification of asynchronous circuits by BDD-based model checking of Petri nets","author":"oriol","year":"1995","journal-title":"Proc Application and Theory of Petri Nets 1995 LNCS"},{"key":"ref6","first-page":"322","article-title":"The Theory of Timed Automata","author":"alur","year":"1990","journal-title":"LNCS 443 (17th ICALP)"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.1996.494447"},{"article-title":"Partial order reduction for verification of timed systems","year":"1999","author":"minea","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/BFb0055643"},{"key":"ref2","article-title":"VERDECT: A verifier for Asynchronous Circuits","author":"ebergen","year":"1995","journal-title":"IEEE TCCA Newsletter"},{"article-title":"Trace Theory for Automatic Hierarchical Verification of Speed-Independent Circuits","year":"1988","author":"dill","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/43.905681"}],"event":{"name":"2002 Pacific Rim International Symposium on Dependable Computing","acronym":"PRDC-02","location":"Tsukuba City, Ibaraki, Japan"},"container-title":["2002 Pacific Rim International Symposium on Dependable Computing, 2002. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8447\/26604\/01185640.pdf?arnumber=1185640","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,2,24]],"date-time":"2018-02-24T20:03:33Z","timestamp":1519502613000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1185640\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/prdc.2002.1185640","relation":{},"subject":[]}}