{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T12:00:31Z","timestamp":1742385631468,"version":"3.28.0"},"reference-count":14,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/prdc.2002.1185644","type":"proceedings-article","created":{"date-parts":[[2003,6,26]],"date-time":"2003-06-26T11:35:00Z","timestamp":1056627300000},"page":"247-254","source":"Crossref","is-referenced-by-count":1,"title":["A class of random multiple bits in a byte error correcting (S\/sub t\/b\/EC) codes for semiconductor memory systems"],"prefix":"10.1109","author":[{"given":"G.","family":"Umanesan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"E.","family":"Fujiwara","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/4.406399"},{"key":"ref11","first-page":"490","article-title":"Adjacent double bit error correcting codes with single byte error detecting capability for memory systems","volume":"e85 a","author":"umanesan","year":"2002","journal-title":"IEICE Trans Fundamentals"},{"key":"ref12","first-page":"513","article-title":"Single byte error correcting codes with double bit within a block error correcting capability for memory systems","volume":"e85 a","author":"umanesan","year":"2002","journal-title":"IEICE Trans Fundamentals"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/18.149518"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.1965.1053771"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/23.490902"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1984.5009359"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1147\/rd.401.0041"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/4.34068"},{"article-title":"Error Control Coding For Computer Systems","year":"1989","author":"rao","key":"ref8"},{"article-title":"Error-Correcting Codes","year":"1972","author":"peterson","key":"ref7"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"1322","DOI":"10.1109\/T-C.1972.223503","article-title":"a general class of maximal codes ror computer applications","volume":"c 21","author":"june","year":"1972","journal-title":"IEEE Transactions on Computers"},{"key":"ref1","first-page":"1570","article-title":"Length 4 byte error and double independent error correction by bch code in semiconductor memories","volume":"50","author":"davydov","year":"1989","journal-title":"Automation and Remote Control"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1996.542310"}],"event":{"name":"2002 Pacific Rim International Symposium on Dependable Computing","acronym":"PRDC-02","location":"Tsukuba City, Ibaraki, Japan"},"container-title":["2002 Pacific Rim International Symposium on Dependable Computing, 2002. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8447\/26604\/01185644.pdf?arnumber=1185644","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,15]],"date-time":"2017-06-15T18:46:39Z","timestamp":1497552399000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1185644\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/prdc.2002.1185644","relation":{},"subject":[]}}