{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,3]],"date-time":"2024-09-03T17:43:53Z","timestamp":1725385433986},"reference-count":11,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/prdc.2002.1185653","type":"proceedings-article","created":{"date-parts":[[2003,6,26]],"date-time":"2003-06-26T15:35:00Z","timestamp":1056641700000},"page":"321-324","source":"Crossref","is-referenced-by-count":0,"title":["Formal verification of a pipelined processor with new memory hierarchy using a commercial model checker"],"prefix":"10.1109","author":[{"given":"H.","family":"Nakamura","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"T.","family":"Arai","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Fujita","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"article-title":"Computer Architecture: A Quantitative Approach","year":"1995","author":"hennessy","key":"ref4"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/242223.242257"},{"key":"ref10","doi-asserted-by":"crossref","first-page":"323","DOI":"10.1007\/3-540-61474-5_80","article-title":"Powerful techniques for the automatic generation of invariants","author":"bensalem","year":"1996","journal-title":"Computer Aided Verification (CAV '96)"},{"key":"ref6","article-title":"Software-controlled on-chip memory for high-performance and low-power computing","author":"kondo","year":"2002","journal-title":"IEEE HPCA WiP Session"},{"journal-title":"BLACKTIE Functional Checker","year":"0","key":"ref11"},{"key":"ref5","first-page":"68","article-title":"Automatic verification of pipelined microprocessor control","author":"burch","year":"1994","journal-title":"Computer Aided Verification (CAV '94)"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/APCCAS.2002.1114939"},{"key":"ref7","first-page":"105","article-title":"SCIMA:A software controlled integrated memory architecture for high performance computing","author":"kondo","year":"2000","journal-title":"IEEE ICCD2000"},{"article-title":"Adaptive Functional Verification Technology Solves Toughest Verification Problems. @ HDL, Inc","year":"2001","author":"agarwala","key":"ref2"},{"key":"ref9","first-page":"122","article-title":"Decomposing the proof of correctness of pipelined microprocessors","author":"hosabettu","year":"1998","journal-title":"Computer-Aided Verification (CAV'98)"},{"year":"0","key":"ref1","article-title":"Accelerating Functional Closure Using Solidify and Hardware Emulation"}],"event":{"name":"2002 Pacific Rim International Symposium on Dependable Computing","acronym":"PRDC-02","location":"Tsukuba City, Ibaraki, Japan"},"container-title":["2002 Pacific Rim International Symposium on Dependable Computing, 2002. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8447\/26604\/01185653.pdf?arnumber=1185653","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,2,25]],"date-time":"2018-02-25T01:03:30Z","timestamp":1519520610000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1185653\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/prdc.2002.1185653","relation":{},"subject":[]}}