{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T02:29:29Z","timestamp":1725416969984},"reference-count":20,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,7]]},"DOI":"10.1109\/prime.2018.8430312","type":"proceedings-article","created":{"date-parts":[[2018,8,17]],"date-time":"2018-08-17T19:56:49Z","timestamp":1534535809000},"page":"57-60","source":"Crossref","is-referenced-by-count":0,"title":["UTBB FD-SOI Circuit Design using Multifinger Transistors: A Circuit-Device Interaction Perspective"],"prefix":"10.1109","author":[{"given":"Arvind","family":"Sharma","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Naushad","family":"Alam","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Anand","family":"Bulusu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2012.2210426"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2016.2556750"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687496"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2002.1175793"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2007.4418979"},{"journal-title":"Version J-2014 09","year":"2014","key":"ref15"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2004.839868"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2006.346873"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691134"},{"journal-title":"Syymmetry and Strain Induced Effects in Semiconductors","year":"1974","author":"bir","key":"ref19"},{"key":"ref4","first-page":"162","article-title":"Stress-induced performance enhancement in Si ultra-thin body FD-SOI MOSFETs: Impacts of scaling","author":"xu","year":"2011","journal-title":"IEEE Symposium on VLSI Technology (VLSIT)"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ESSDERC.2014.6948769"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ESSDERC.2016.7599604"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2012.6479119"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2013.6724592"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2014.7047002"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2015.11.013"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2295977"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ULIS.2016.7440059"},{"journal-title":"Logical Effort Designing Fast CMOS Circuits","year":"1999","author":"sutherland","key":"ref20"}],"event":{"name":"2018 14th Conference on Ph.D. Research in Microelectronics and Electronics (PRIME)","start":{"date-parts":[[2018,7,2]]},"location":"Prague","end":{"date-parts":[[2018,7,5]]}},"container-title":["2018 14th Conference on Ph.D. Research in Microelectronics and Electronics (PRIME)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8410979\/8430100\/08430312.pdf?arnumber=8430312","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,8,24]],"date-time":"2020-08-24T01:01:17Z","timestamp":1598230877000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8430312\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,7]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/prime.2018.8430312","relation":{},"subject":[],"published":{"date-parts":[[2018,7]]}}}