{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T22:02:49Z","timestamp":1725660169222},"reference-count":5,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,6,12]],"date-time":"2022-06-12T00:00:00Z","timestamp":1654992000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,6,12]],"date-time":"2022-06-12T00:00:00Z","timestamp":1654992000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,6,12]]},"DOI":"10.1109\/prime55000.2022.9816791","type":"proceedings-article","created":{"date-parts":[[2022,7,11]],"date-time":"2022-07-11T19:59:09Z","timestamp":1657569549000},"page":"89-92","source":"Crossref","is-referenced-by-count":1,"title":["Behavioural Current Limiter Optimisation"],"prefix":"10.1109","author":[{"given":"Francesco","family":"Grattacaso","sequence":"first","affiliation":[{"name":"University of Milano-Bicocca,Department of Physics “G.Occhialim”,Milan,Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Daniel","family":"Mayer","sequence":"additional","affiliation":[{"name":"Automotive Infineon Technologies,Villach,Austria"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Paolo Del","family":"Croce","sequence":"additional","affiliation":[{"name":"University of Milano-Bicocca,Department of Physics “G.Occhialim”,Milan,Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andrea","family":"Baschirotto","sequence":"additional","affiliation":[{"name":"Automotive Infineon Technologies,Villach,Austria"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","first-page":"2\/1","article-title":"behavioural modelling of mixed-signal circuits using pwl waveforms","author":"long","year":"1997","journal-title":"IEE Colloquium on Mixed-Signal AHDL\/VHDL Modelling and Synthesis (Ref No 1997\/331)"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.23919\/MIXDES.2019.8787063"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/VLSI.Design.2010.62"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/MWSYM.2017.8058908"},{"year":"0","journal-title":"Product public website","key":"ref1"}],"event":{"name":"2022 17th Conference on Ph.D Research in Microelectronics and Electronics (PRIME)","start":{"date-parts":[[2022,6,12]]},"location":"Villasimius, SU, Italy","end":{"date-parts":[[2022,6,15]]}},"container-title":["2022 17th Conference on Ph.D Research in Microelectronics and Electronics (PRIME)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9816371\/9816743\/09816791.pdf?arnumber=9816791","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,8,8]],"date-time":"2022-08-08T19:59:03Z","timestamp":1659988743000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9816791\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,6,12]]},"references-count":5,"URL":"https:\/\/doi.org\/10.1109\/prime55000.2022.9816791","relation":{},"subject":[],"published":{"date-parts":[[2022,6,12]]}}}