{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T10:48:10Z","timestamp":1742381290363},"reference-count":11,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,6,12]],"date-time":"2022-06-12T00:00:00Z","timestamp":1654992000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,6,12]],"date-time":"2022-06-12T00:00:00Z","timestamp":1654992000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,6,12]]},"DOI":"10.1109\/prime55000.2022.9816800","type":"proceedings-article","created":{"date-parts":[[2022,7,11]],"date-time":"2022-07-11T15:59:09Z","timestamp":1657555149000},"page":"141-144","source":"Crossref","is-referenced-by-count":2,"title":["Runtime Reconfigurable Hardware Accelerator for Energy-Efficient Transposed Convolutions"],"prefix":"10.1109","author":[{"given":"Emanuel","family":"Marrazzo","sequence":"first","affiliation":[{"name":"Modeling, Electronics and Systems Engineering,Department of Informatics"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fanny","family":"Spagnolo","sequence":"additional","affiliation":[{"name":"Modeling, Electronics and Systems Engineering,Department of Informatics"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Stefania","family":"Perri","sequence":"additional","affiliation":[{"name":"University of Calabria,Department of Mechanical, Energy and Management Engineering,Rende,Italy,87036"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-46475-6_25"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2021.102227"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-24574-4_28"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.3390\/jimaging6090085"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2018.00019"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2020.2995741"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2018.2888898"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.3390\/jimaging7100210"},{"article-title":"Run-Time Adaptive Hardware Accelerator for Convolutional Neural Networks","volume-title":"Proc. International Conference on SMACD and 16th Conference on PRIME (SMACD\/PRIME 2021)","author":"Sestito","key":"ref9"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2018.00036"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICFPT47387.2019.00083"}],"event":{"name":"2022 17th Conference on Ph.D Research in Microelectronics and Electronics (PRIME)","start":{"date-parts":[[2022,6,12]]},"location":"Villasimius, SU, Italy","end":{"date-parts":[[2022,6,15]]}},"container-title":["2022 17th Conference on Ph.D Research in Microelectronics and Electronics (PRIME)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9816371\/9816743\/09816800.pdf?arnumber=9816800","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,23]],"date-time":"2024-01-23T22:32:06Z","timestamp":1706049126000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9816800\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,6,12]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/prime55000.2022.9816800","relation":{},"subject":[],"published":{"date-parts":[[2022,6,12]]}}}