{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T10:25:22Z","timestamp":1725704722961},"reference-count":8,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,6,18]],"date-time":"2023-06-18T00:00:00Z","timestamp":1687046400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,6,18]],"date-time":"2023-06-18T00:00:00Z","timestamp":1687046400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,6,18]]},"DOI":"10.1109\/prime58259.2023.10161758","type":"proceedings-article","created":{"date-parts":[[2023,6,29]],"date-time":"2023-06-29T17:21:05Z","timestamp":1688059265000},"page":"29-32","source":"Crossref","is-referenced-by-count":1,"title":["Analysis and Design of a Low Power Double Tail Comparator with Dynamic Bias in 5nm FinFET Technology"],"prefix":"10.1109","author":[{"given":"Valentina","family":"Marazzi","sequence":"first","affiliation":[{"name":"University of Pavia,Microelectronics Lab,Pavia,Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Enrico","family":"Monaco","sequence":"additional","affiliation":[{"name":"Marvell,Pavia,Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Claudio","family":"Nani","sequence":"additional","affiliation":[{"name":"Marvell,Pavia,Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Danilo","family":"Manstretta","sequence":"additional","affiliation":[{"name":"University of Pavia,Microelectronics Lab,Pavia,Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/CSTIC49141.2020.9282475"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3171790"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2820147"},{"key":"ref3","first-page":"1","article-title":"A 174?VRMS Input Noise, 1 GS\/s Comparator in 22nm FDSOI with a Dynamic-Bias Preamplifier Using Tail Charge Pump and Capacitive Neutralization Across the Latch","author":"bindra","year":"2022","journal-title":"IEEE Int Solid-State Circuit Conf (ISSCC)"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2013.6487818"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2043893"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2960485"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2936307"}],"event":{"name":"2023 18th Conference on Ph.D Research in Microelectronics and Electronics (PRIME)","start":{"date-parts":[[2023,6,18]]},"location":"Valencia, Spain","end":{"date-parts":[[2023,6,21]]}},"container-title":["2023 18th Conference on Ph.D Research in Microelectronics and Electronics (PRIME)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10161731\/10161695\/10161758.pdf?arnumber=10161758","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,7,17]],"date-time":"2023-07-17T17:34:44Z","timestamp":1689615284000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10161758\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,6,18]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/prime58259.2023.10161758","relation":{},"subject":[],"published":{"date-parts":[[2023,6,18]]}}}