{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T22:44:29Z","timestamp":1725662669133},"reference-count":5,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,6,18]],"date-time":"2023-06-18T00:00:00Z","timestamp":1687046400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,6,18]],"date-time":"2023-06-18T00:00:00Z","timestamp":1687046400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,6,18]]},"DOI":"10.1109\/prime58259.2023.10161954","type":"proceedings-article","created":{"date-parts":[[2023,6,29]],"date-time":"2023-06-29T17:21:05Z","timestamp":1688059265000},"page":"189-192","source":"Crossref","is-referenced-by-count":0,"title":["A Fast-Response Reference Current Source for High- and Low-Side High-Voltage Current Mirrors for Gate-Shaping Digital Gate Drivers"],"prefix":"10.1109","author":[{"given":"Tobias","family":"Zekorn","sequence":"first","affiliation":[{"name":"RWTH Aachen University,Integrated Analog Circuits and RF Systems Laboratory,Kopernikusstr. 16, D-52074 Aachen,Germany"}]},{"given":"Erik","family":"Wehr","sequence":"additional","affiliation":[{"name":"RWTH Aachen University,Integrated Analog Circuits and RF Systems Laboratory,Kopernikusstr. 16, D-52074 Aachen,Germany"}]},{"given":"Kenny","family":"Vohl","sequence":"additional","affiliation":[{"name":"RWTH Aachen University,Integrated Analog Circuits and RF Systems Laboratory,Kopernikusstr. 16, D-52074 Aachen,Germany"}]},{"given":"Ralf","family":"Wunderlich","sequence":"additional","affiliation":[{"name":"RWTH Aachen University,Integrated Analog Circuits and RF Systems Laboratory,Kopernikusstr. 16, D-52074 Aachen,Germany"}]},{"given":"Stefan","family":"Heinen","sequence":"additional","affiliation":[{"name":"RWTH Aachen University,Integrated Analog Circuits and RF Systems Laboratory,Kopernikusstr. 16, D-52074 Aachen,Germany"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2021.3112337"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.24295\/CPSSTPEA.2018.00008"},{"key":"ref5","first-page":"645ff","article-title":"CMOS. Circuit design layout and simulation","author":"jacob baker","year":"0","journal-title":"IEEE Press Series on Microelectronic Systems 2008"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/EMCCompo.2015.7358323"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TIE.2010.2072896"}],"event":{"name":"2023 18th Conference on Ph.D Research in Microelectronics and Electronics (PRIME)","start":{"date-parts":[[2023,6,18]]},"location":"Valencia, Spain","end":{"date-parts":[[2023,6,21]]}},"container-title":["2023 18th Conference on Ph.D Research in Microelectronics and Electronics (PRIME)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10161731\/10161695\/10161954.pdf?arnumber=10161954","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,7,17]],"date-time":"2023-07-17T17:34:40Z","timestamp":1689615280000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10161954\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,6,18]]},"references-count":5,"URL":"https:\/\/doi.org\/10.1109\/prime58259.2023.10161954","relation":{},"subject":[],"published":{"date-parts":[[2023,6,18]]}}}