{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,22]],"date-time":"2025-10-22T22:37:08Z","timestamp":1761172628522,"version":"build-2065373602"},"reference-count":12,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,9,21]],"date-time":"2025-09-21T00:00:00Z","timestamp":1758412800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,9,21]],"date-time":"2025-09-21T00:00:00Z","timestamp":1758412800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100019906","name":"Infineon Technologies","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100019906","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,9,21]]},"DOI":"10.1109\/prime66228.2025.11203302","type":"proceedings-article","created":{"date-parts":[[2025,10,21]],"date-time":"2025-10-21T17:07:31Z","timestamp":1761066451000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["Design and Simulation of a 64 Gb\/s PAM-4 Wireline Receiver in 22 nm CMOS"],"prefix":"10.1109","author":[{"given":"A.","family":"Cortiula","sequence":"first","affiliation":[{"name":"University of Udine,Polytechnic Department of Engineering and Architecture,Udine,Italy,33100"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D.","family":"Scubla","sequence":"additional","affiliation":[{"name":"University of Udine,Polytechnic Department of Engineering and Architecture,Udine,Italy,33100"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Murra","sequence":"additional","affiliation":[{"name":"Infineon Technologies Austria AG,Villach,Austria,9500"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D.","family":"Menin","sequence":"additional","affiliation":[{"name":"Infineon Technologies Austria AG,Villach,Austria,9500"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Bandiziol","sequence":"additional","affiliation":[{"name":"Infineon Technologies Austria AG,Villach,Austria,9500"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"F.","family":"Driussi","sequence":"additional","affiliation":[{"name":"University of Udine,Polytechnic Department of Engineering and Architecture,Udine,Italy,33100"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.","family":"Palestri","sequence":"additional","affiliation":[{"name":"University of Modena and Reggio Emilia,Department of Engineering “Enzo Ferrari”,Modena,Italy,41125"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"year":"2021","article-title":"PCI Express ^circledR Base Specification Rev. 6.0, Ver. 1.0, Std","key":"ref1"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/JSSC.2017.2705070"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/JSSC.2021.3109167"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/MCOM.2016.7588288"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/TCSI.2021.3125355"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/TCSII.2019.2926152"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/JSSC.2008.2006230"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1109\/EIECT64462.2024.10866550"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1109\/ISSCC.2007.373420"},{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/TCSII.2023.3247595"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1109\/JSSC.2013.2274892"},{"article-title":"PCI-SIG members\u2019 repository, PCI-SIG Std","key":"ref12"}],"event":{"name":"2025 20th International Conference on PhD Research in Microelectronics and Electronics (PRIME)","start":{"date-parts":[[2025,9,21]]},"location":"Taormina, Italy","end":{"date-parts":[[2025,9,24]]}},"container-title":["2025 20th International Conference on PhD Research in Microelectronics and Electronics (PRIME)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11203295\/11203299\/11203302.pdf?arnumber=11203302","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,10,22]],"date-time":"2025-10-22T05:20:58Z","timestamp":1761110458000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11203302\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,9,21]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/prime66228.2025.11203302","relation":{},"subject":[],"published":{"date-parts":[[2025,9,21]]}}}