{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,10]],"date-time":"2025-02-10T19:10:14Z","timestamp":1739214614039,"version":"3.37.0"},"reference-count":14,"publisher":"IEEE","license":[{"start":{"date-parts":[[2012,3,1]],"date-time":"2012-03-01T00:00:00Z","timestamp":1330560000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2012,3,1]],"date-time":"2012-03-01T00:00:00Z","timestamp":1330560000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,3]]},"DOI":"10.1109\/rait.2012.6194498","type":"proceedings-article","created":{"date-parts":[[2012,5,11]],"date-time":"2012-05-11T21:23:58Z","timestamp":1336771438000},"page":"157-162","source":"Crossref","is-referenced-by-count":0,"title":["Secure transmission of gate level description"],"prefix":"10.1109","author":[{"given":"Sandip","family":"Ghosal","sequence":"first","affiliation":[{"name":"Department of Information Technology, National Institute of Technology, Durgapur, India 713209"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Debasis","family":"Mitra","sequence":"additional","affiliation":[{"name":"Department of Information Technology, National Institute of Technology, Durgapur, India 713209"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/9780470544389"},{"key":"14","first-page":"663","article-title":"A neutral netlist of 10 combinational benchmark circuits and a target translator in fortran","author":"brglez","year":"1985","journal-title":"Proc Int Symp Circuits and Systems (ISCAS)"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1999.777240"},{"journal-title":"Switching and Finite Automata Theory","year":"1978","author":"kohavi","key":"12"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/43.952740"},{"journal-title":"Xilinx design reuse methodology for ASIC and FPGA designers","year":"1998","key":"2"},{"journal-title":"Reuse Methodology Manual for System-on-a-Chip Designs","year":"2002","author":"keating","key":"1"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1998.694985"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.896914"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-30114-1_16"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2007.378643"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.882490"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/4.826826"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/43.945306"}],"event":{"name":"2012 1st International Conference on Recent Advances in Information Technology (RAIT)","start":{"date-parts":[[2012,3,15]]},"location":"Dhanbad, India","end":{"date-parts":[[2012,3,17]]}},"container-title":["2012 1st International Conference on Recent Advances in Information Technology (RAIT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6188804\/6194433\/06194498.pdf?arnumber=6194498","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,10]],"date-time":"2025-02-10T18:29:03Z","timestamp":1739212143000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6194498\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,3]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/rait.2012.6194498","relation":{},"subject":[],"published":{"date-parts":[[2012,3]]}}}