{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,13]],"date-time":"2026-03-13T13:01:05Z","timestamp":1773406865517,"version":"3.50.1"},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,3]]},"DOI":"10.1109\/rait.2012.6194554","type":"proceedings-article","created":{"date-parts":[[2012,5,11]],"date-time":"2012-05-11T21:23:58Z","timestamp":1336771438000},"page":"782-787","source":"Crossref","is-referenced-by-count":16,"title":["Design and implementation of two variable multiplier using KCM and Vedic Mathematics"],"prefix":"10.1109","author":[{"given":"L.","family":"Sriraman","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"T. N.","family":"Prabakar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2028928"},{"key":"15","article-title":"A time-area - Power efficient multiplier and square architecture based on ancient Indian vedic mathematics","author":"thapliyal","year":"2004","journal-title":"Proc VLSI"},{"key":"16","article-title":"High speed jergy efficient ALU design using vedic multiplication techniques","author":"ramalatha","year":"0","journal-title":"ACTEA 2009"},{"key":"13","author":"bhasker","year":"2003","journal-title":"Verilog HDL Primer"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2005.1594388"},{"key":"11","first-page":"225","article-title":"High speed efficient N \ufffd N bit parallel hierarchical overlay multiplier architecture based on ancient Indian vedic mathematics","volume":"2","author":"thapliyal","year":"2004","journal-title":"Enformatika Trans"},{"key":"12","author":"wakerly","year":"2006","journal-title":"Digital Design-Principles and Practices"},{"key":"3","article-title":"A digital multiplier architecture using urdhava tiryakbhyam sutra oj vedic mathematics","author":"dhillon","year":"2008","journal-title":"IEEE Conference Proceedings"},{"key":"2","author":"parhi","year":"1999","journal-title":"VLSI Digital Signal Processiong Systems -design and Implementation"},{"key":"1","author":"tirthaji","year":"1965","journal-title":"Vedic Mathematics"},{"key":"10","first-page":"153","article-title":"The implementation oj vedic algorithms in digital signal processing","volume":"8","author":"chidgupkar","year":"2004","journal-title":"Global J of Engg Edu"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/TECHSYM.2011.5783852"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ACT.2009.162"},{"key":"5","article-title":"Performance analysis of 32-bit array multiplier with a carry save adder and with a carry-look-ahead adder","volume":"2","author":"pal singh","year":"2009","journal-title":"International Journal of Recent Trends in Engineering"},{"key":"4","article-title":"A novel design for high speed multiplier for digital signal processing applications (Ancient Indian vedic mathematics approach)","volume":"2","author":"haveliya","year":"2011","journal-title":"International Journal of Technology and Engineering System(IJTES)"},{"key":"9","first-page":"72","article-title":"Design and analysis oj a VLSI based high performance low power parallel quare architecture","author":"thapliyal","year":"2005","journal-title":"Proc Int Conf Algo Math Compo Sc"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/SOCDC.2008.4815685"}],"event":{"name":"2012 1st International Conference on Recent Advances in Information Technology (RAIT)","location":"Dhanbad, India","start":{"date-parts":[[2012,3,15]]},"end":{"date-parts":[[2012,3,17]]}},"container-title":["2012 1st International Conference on Recent Advances in Information Technology (RAIT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6188804\/6194433\/06194554.pdf?arnumber=6194554","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T13:33:19Z","timestamp":1490103199000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6194554\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,3]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/rait.2012.6194554","relation":{},"subject":[],"published":{"date-parts":[[2012,3]]}}}