{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T01:25:42Z","timestamp":1725758742193},"reference-count":20,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,3]]},"DOI":"10.1109\/rait.2012.6194592","type":"proceedings-article","created":{"date-parts":[[2012,5,11]],"date-time":"2012-05-11T21:23:58Z","timestamp":1336771438000},"page":"576-580","source":"Crossref","is-referenced-by-count":3,"title":["A technique for power reduction of CMOS circuit at 65nm technology"],"prefix":"10.1109","author":[{"given":"Angshuman","family":"Chakraborty","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sambhu Nath","family":"Pradhan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"year":"0","key":"19"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2003.1231843"},{"year":"0","key":"18"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/16.974710"},{"key":"16","article-title":"Analysis of subthreshold leakage reduction in CMOS digital circuits","author":"deepak","year":"2007","journal-title":"13th NASAVLSI SYMPOSIUM POST FALLS IDHAO"},{"journal-title":"A Technology Specific Approach to Reduce Leakage IEEE VDT Chandigarh","year":"2010","author":"pradhan","key":"13"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/SOI.2002.1044444"},{"key":"11","doi-asserted-by":"crossref","first-page":"21","DOI":"10.1007\/0-387-28133-9_2","author":"narendra","year":"2006","journal-title":"Leakage in Nanometer CMOS Technologies"},{"key":"12","article-title":"Runtime mechanisms for leakage current reduction in CMOS VLSI circuits","author":"abdollahi","year":"2002","journal-title":"Proceedings of the ISLPED"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/92.748196"},{"year":"0","key":"20"},{"key":"2","first-page":"496","author":"kang","year":"2003","journal-title":"CMOS Digital Integrated Circuits Analysis and Design"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2003.1250885"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.863747"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/92.924061"},{"key":"6","first-page":"193","article-title":"Optimal dual-VT assignment for low-voltage energy-constrained CMOS circuits","author":"samanta","year":"2002","journal-title":"Proceedings of the International Conference on VLSI Design"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.2001.902665"},{"key":"4","doi-asserted-by":"crossref","first-page":"139","DOI":"10.1145\/313817.313900","article-title":"Low power synthesis of dual threshold voltage CMOS VLSI circuits","author":"sundararajan","year":"1999","journal-title":"Proceedings 1999 International Symposium on Low Power Electronics and Design (Cat No 99TH8477) LPE"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1999.781357"},{"key":"8","first-page":"705","article-title":"Discrete vt assignment and gate sizing using a self-snapping continuous formulation","author":"shah","year":"2005","journal-title":"Proceedings of the ACM\/IEEE International Conference on Computer Aided Design"}],"event":{"name":"2012 1st International Conference on Recent Advances in Information Technology (RAIT)","start":{"date-parts":[[2012,3,15]]},"location":"Dhanbad, India","end":{"date-parts":[[2012,3,17]]}},"container-title":["2012 1st International Conference on Recent Advances in Information Technology (RAIT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6188804\/6194433\/06194592.pdf?arnumber=6194592","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,20]],"date-time":"2017-06-20T18:38:51Z","timestamp":1497983931000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6194592\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,3]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/rait.2012.6194592","relation":{},"subject":[],"published":{"date-parts":[[2012,3]]}}}