{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,24]],"date-time":"2025-09-24T10:20:41Z","timestamp":1758709241083},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,3]]},"DOI":"10.1109\/rait.2016.7507959","type":"proceedings-article","created":{"date-parts":[[2016,7,26]],"date-time":"2016-07-26T16:29:54Z","timestamp":1469550594000},"source":"Crossref","is-referenced-by-count":1,"title":["An ILP-based floorplan-aware path synthesis technique for Application-Specific NoC design"],"prefix":"10.1109","author":[{"given":"Priyajit","family":"Mukherjee","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Santanu","family":"Chattopadhyay","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2195688"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2011.5770723"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.863750"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1049\/cp:20070244"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/800139.804563"},{"key":"ref15","article-title":"User's Manual for cplex","author":"gay","year":"0","journal-title":"IBM Tech Rep"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TEC.1961.5219222"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2013.6557149"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/5.920580"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/43.828553"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2012.10.004"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4020-9757-7"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.871762"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2006.243857"},{"key":"ref2","year":"0","journal-title":"Int technology roadmap for semiconductors Tech report"},{"key":"ref1","author":"jantsch","year":"2004","journal-title":"Networks on Chip"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2013.05.013"}],"event":{"name":"2016 3rd International Conference on Recent Advances in Information Technology (RAIT)","location":"Dhanbad, India","start":{"date-parts":[[2016,3,3]]},"end":{"date-parts":[[2016,3,5]]}},"container-title":["2016 3rd International Conference on Recent Advances in Information Technology (RAIT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7503253\/7507855\/07507959.pdf?arnumber=7507959","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2016,9,28]],"date-time":"2016-09-28T15:10:12Z","timestamp":1475075412000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7507959\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,3]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/rait.2016.7507959","relation":{},"subject":[],"published":{"date-parts":[[2016,3]]}}}