{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,10]],"date-time":"2025-12-10T08:27:23Z","timestamp":1765355243784,"version":"3.28.0"},"reference-count":20,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/real.2003.1253269","type":"proceedings-article","created":{"date-parts":[[2004,5,13]],"date-time":"2004-05-13T14:43:37Z","timestamp":1084459417000},"page":"224-225","source":"Crossref","is-referenced-by-count":41,"title":["Online scheduling and placement of real-time tasks to partially reconfigurable devices"],"prefix":"10.1109","author":[{"given":"C.","family":"Steiger","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"H.","family":"Walder","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Platzner","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"L.","family":"Thiele","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"article-title":"Hard Real-time Computing Systems: Predictable Scheduling Algorithms and Applications","year":"2000","author":"buttazzo","key":"ref10"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2001.915093"},{"key":"ref12","article-title":"Reconfigurable Hardware Operating Systems: From Concepts to Realizations","author":"walder","year":"2003","journal-title":"Proc 3rd International Conf on Engineering of Reconfigurable Systems and Architectures (ERSA)"},{"key":"ref13","article-title":"Job Scheduling in Multiprogrammed Parallel Systems","volume":"rc 87657","author":"feitelsen","year":"1997","journal-title":"IBM Research Report"},{"key":"ref14","first-page":"613","article-title":"Dynamic Scheduling and Allocation in Two-Dimensional Mesh-Connected Multicomputers for Real-Time Tasks","volume":"e84 d","author":"yoo","year":"2001","journal-title":"IEICE Trans Inf and Syst"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2003.1213329"},{"key":"ref16","article-title":"Reconfigurable Bluetooth-Ethernet bridge","author":"lerjen","year":"2002","journal-title":"Computer Engineering and Networks Lab"},{"journal-title":"Xilinx Inc Virtex Core Generator","year":"0","key":"ref17"},{"key":"ref18","article-title":"Reconfigurable system on FPGA","author":"dyer","year":"2002","journal-title":"Computer Engineering and Networks Lab"},{"journal-title":"Amphion Semiconductor Ltd","year":"0","key":"ref19"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/54.825678"},{"key":"ref3","first-page":"24","article-title":"Non-preemptive Multitasking on FPGA: Task Placement and Footprint Transform","author":"walder","year":"2002","journal-title":"Proceedings of the 2nd International Conference on Engineering of Reconfigurable Systems and Architectures (ERSA)"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1998.707937"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20000485"},{"journal-title":"Xilinx Inc VirtexRM 2 5 V Field Programmable Gate Arrays","year":"2002","key":"ref8"},{"key":"ref7","first-page":"795","article-title":"Interconnection Networks Enable Fine-Grain Dynamic Multi-tasking on FPGAs","author":"marescaux","year":"2002","journal-title":"Proc 16th Int'l Conf Field Programmable Logic and Applications (FPL)"},{"key":"ref2","article-title":"The Development of an Operating System for Reconfigurable Computing","author":"wigley","year":"2001","journal-title":"Proc IEEE Symp FPGAs for Custom Computing Machines (FCCM)"},{"key":"ref1","first-page":"327","article-title":"A Virtual Hardware Operating System for the Xilinx XC6200","author":"brebner","year":"1996","journal-title":"Proc Int l Workshop Field-Programmable Logic and Applications (FPL 94)"},{"key":"ref9","first-page":"182","article-title":"Chip-Based Reconfigurable Task Management","author":"brebner","year":"2001","journal-title":"Proc 11th Int'l Workshop on Field Programmable Gate Arrays (FPL)"},{"key":"ref20","article-title":"The LEON Processor User's Manual","volume":"2 3 7","author":"gaisler","year":"2001","journal-title":"Gaisler Research"}],"event":{"name":"24th IEEE International Real-Time Systems Symposium","acronym":"REAL-03","location":"Cancun, Mexico"},"container-title":["Proceedings. 2003 International Symposium on System-on-Chip (IEEE Cat. No.03EX748)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8877\/28040\/01253269.pdf?arnumber=1253269","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,14]],"date-time":"2017-03-14T01:49:39Z","timestamp":1489456179000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1253269\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/real.2003.1253269","relation":{},"subject":[]}}