{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T17:28:00Z","timestamp":1729618080245,"version":"3.28.0"},"reference-count":35,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/real.2003.1253270","type":"proceedings-article","created":{"date-parts":[[2004,5,25]],"date-time":"2004-05-25T20:11:16Z","timestamp":1085515876000},"page":"236-245","source":"Crossref","is-referenced-by-count":27,"title":["Scheduling analysis integration for heterogeneous multiprocessor SoC"],"prefix":"10.1109","author":[{"given":"K.","family":"Richter","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R.","family":"Racu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R.","family":"Ernst","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref33","DOI":"10.1016\/0165-6074(94)90080-9"},{"doi-asserted-by":"publisher","key":"ref32","DOI":"10.1007\/BF01088593"},{"key":"ref31","article-title":"Adding time-offsets to schedulability analysis","author":"tindell","year":"1994","journal-title":"Technical Report YCS 221"},{"year":"0","journal-title":"Timesys","article-title":"TimeSys","key":"ref30"},{"year":"0","journal-title":"TTTech AG","article-title":"TTP - Time-Triggered Protocol","key":"ref35"},{"year":"0","journal-title":"Tri-Pacific Software Inc","article-title":"RAPID RMA","key":"ref34"},{"year":"0","journal-title":"Architectures for Real-Time","article-title":"ETAS, formerly Livedevices","key":"ref10"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1137\/0117039"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1109\/EMWRT.1993.639067"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1109\/REAL.1999.818858"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1093\/comjnl\/29.5.390"},{"key":"ref15","first-page":"524","article-title":"TTP - a time-triggered protocol for fault-tolerant computing","author":"kopetz","year":"1993","journal-title":"Proc 23rd Int l Symp Fault-Tolerant Computing"},{"year":"1997","author":"kopetz","article-title":"Real-Time Systems - Design Principles for Distributed Embedded Applications","key":"ref16"},{"doi-asserted-by":"publisher","key":"ref17","DOI":"10.1109\/REAL.1990.128748"},{"doi-asserted-by":"publisher","key":"ref18","DOI":"10.1109\/REAL.1989.63567"},{"doi-asserted-by":"publisher","key":"ref19","DOI":"10.1145\/321738.321743"},{"year":"1998","author":"stankovic","article-title":"Deadline Scheduling for Real-Time Systems - EDF and Related Algorithms","key":"ref28"},{"year":"0","journal-title":"MaxSim Development Suite","article-title":"AXYS Design","key":"ref4"},{"doi-asserted-by":"publisher","key":"ref27","DOI":"10.1007\/BF02341920"},{"key":"ref3","first-page":"133","article-title":"Hard real-time scheduling: The deadline monotonic approach","author":"audsley","year":"1991","journal-title":"Proceedings of the 8th IEEE Workshop on Real-Time Operating Systems"},{"year":"0","journal-title":"Cierto VCC Environment","article-title":"Cadence","key":"ref6"},{"doi-asserted-by":"publisher","key":"ref29","DOI":"10.1109\/ISCAS.2000.858698"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1023\/A:1021711220939"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1145\/277044.277061"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/REAL.2002.1181571"},{"key":"ref2","first-page":"284","article-title":"Applying new scheduling theory to static priority preemptive scheduling","volume":"8","author":"audsley","year":"1993","journal-title":"Journal of Real-Time Systems"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1109\/54.953269"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1016\/0304-3975(94)90010-8"},{"year":"0","journal-title":"Seamless Co-Verification Environment","article-title":"Mentor Graphics","key":"ref20"},{"doi-asserted-by":"publisher","key":"ref22","DOI":"10.1109\/DATE.2003.1253606"},{"doi-asserted-by":"publisher","key":"ref21","DOI":"10.1145\/343647.343857"},{"key":"ref24","doi-asserted-by":"crossref","DOI":"10.1109\/DAC.2002.1012637","article-title":"Model composition for scheduling analysis in platform design","author":"richter","year":"2002","journal-title":"Proc 39th Design Automation Conf"},{"doi-asserted-by":"publisher","key":"ref23","DOI":"10.1109\/DATE.2002.998348"},{"year":"0","journal-title":"Sonics","article-title":"Silicon Backplane ? Network","key":"ref26"},{"year":"0","journal-title":"Semiconductor Industry Association","article-title":"2001 International Technology Roadmap for Semiconductors","key":"ref25"}],"event":{"acronym":"REAL-03","name":"24th IEEE International Real-Time Systems Symposium","location":"Cancun, Mexico"},"container-title":["Proceedings. 2003 International Symposium on System-on-Chip (IEEE Cat. No.03EX748)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8877\/28040\/01253270.pdf?arnumber=1253270","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T07:32:09Z","timestamp":1497598329000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1253270\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":35,"URL":"https:\/\/doi.org\/10.1109\/real.2003.1253270","relation":{},"subject":[]}}