{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:51:43Z","timestamp":1759146703495},"reference-count":24,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/real.2003.1253273","type":"proceedings-article","created":{"date-parts":[[2004,5,25]],"date-time":"2004-05-25T16:11:16Z","timestamp":1085501476000},"page":"265-274","source":"Crossref","is-referenced-by-count":15,"title":["Network-on-chip modeling for system-level multiprocessor simulation"],"prefix":"10.1109","author":[{"given":"J.","family":"Madsen","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Mahadevan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"K.","family":"Virk","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Gonzalez","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"crossref","first-page":"250","DOI":"10.1145\/343647.343776","article-title":"A Generic Architecture for On-Chip Packet-Switched Interconnections","author":"guerrier","year":"2000","journal-title":"Design Automation and Test in Europe DATE"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/5.920580"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISSS.1995.520627"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/b105353"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/43.775629"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2002.1016885"},{"key":"ref16","article-title":"Abstract RTOS Modelling for Multiprocessor System-on-Chip","author":"madsen","year":"2003","journal-title":"International Symposium on System-on-Chip"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/378993.379005"},{"article-title":"Readings in Hard ware\/Software Co-Design","year":"2001","author":"micheli","key":"ref18"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2002.1047743"},{"key":"ref4","first-page":"118","article-title":"Delay Insensitive System-on-Chip Interconnect using l-of-4 Data Encoding","author":"brainbridge","year":"2001","journal-title":"Inter national Symposium on Asynchronous Circuits and Systems (ASYNC)"},{"key":"ref3","article-title":"Communication Overhead on the Intel Paragon","author":"bokhari","year":"1995","journal-title":"NASA Contractor Report 1982"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"54","DOI":"10.1109\/VTSA.1999.785998","article-title":"An Interconnect-Centric Design Flow for Nanome ter Technologies","author":"cong","year":"1999","journal-title":"International Symposium on VLSI Technology Systems and Applications"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2003.1253728"},{"key":"ref8","first-page":"132","article-title":"RTOS Modelling for System-Level Design","author":"gerstlauer","year":"2003","journal-title":"Design Automation and Test in Europe DATE"},{"article-title":"Parallel Computer Architecture: A Hardware\/Software Approach","year":"1998","author":"culler","key":"ref7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/2.976921"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/IWRSP.2000.854975"},{"key":"ref9","first-page":"43","article-title":"Abstract RTOS Modeling in System C","author":"gonzalez","year":"2002","journal-title":"Proceedings of the 20th IEEE Norchip Conference"},{"key":"ref20","article-title":"Modelling Real-Time Systems – Challenges and Work Directions","author":"sifakis","year":"2001","journal-title":"EMSOFT"},{"year":"0","key":"ref22","article-title":"System C Workgroup"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ICDCS.1996.507899"},{"key":"ref24","first-page":"663","article-title":"A Hierarchical Modeling Framework for On-Chip Communication Architectures","author":"zhu","year":"2002","journal-title":"International Conference on Computer-Aided Design (ICCAD)"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2003.1253632"}],"event":{"name":"24th IEEE International Real-Time Systems Symposium","acronym":"REAL-03","location":"Cancun, Mexico"},"container-title":["Proceedings. 2003 International Symposium on System-on-Chip (IEEE Cat. No.03EX748)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8877\/28040\/01253273.pdf?arnumber=1253273","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T03:32:09Z","timestamp":1497583929000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1253273\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":24,"URL":"https:\/\/doi.org\/10.1109\/real.2003.1253273","relation":{},"subject":[]}}