{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T13:48:51Z","timestamp":1725630531696},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,12]]},"DOI":"10.1109\/reconfig.2008.36","type":"proceedings-article","created":{"date-parts":[[2009,1,14]],"date-time":"2009-01-14T13:57:00Z","timestamp":1231941420000},"page":"109-114","source":"Crossref","is-referenced-by-count":8,"title":["A Reconfiguration-Aware Floorplacer for FPGAs"],"prefix":"10.1109","author":[{"given":"A.","family":"Montone","sequence":"first","affiliation":[]},{"given":"F.","family":"Redaelli","sequence":"additional","affiliation":[]},{"given":"M.D.","family":"Santambrogio","sequence":"additional","affiliation":[]},{"given":"S. Ogrenci","family":"Memik","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2005.380"},{"year":"0","key":"15"},{"year":"0","key":"16"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/43.552084"},{"year":"0","key":"14"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1145\/1278349.1278350"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2006.311273"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.855969"},{"journal-title":"VPR A new packing placement and routing tool for FPGA research","year":"1997","author":"betz","key":"2"},{"year":"0","key":"1"},{"key":"10","first-page":"300","article-title":"temporal floor-planning using the t-tree formulation","author":"yuh","year":"2004","journal-title":"Computer Aided Design 2004 ICCAD-2004 IEEE\/ACM International Conference on"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.817546"},{"journal-title":"Virtex II - Family Overview","year":"2007","key":"6"},{"key":"5","article-title":"heterogeneous floorplanning for fpgas","author":"feng","year":"2006","journal-title":"vlsid"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382639"},{"key":"9","doi-asserted-by":"crossref","first-page":"124","DOI":"10.1007\/978-3-540-48302-1_13","article-title":"dynasty: a temporal floorplanning based cad framework for dynamically reconfigurable logic systems","author":"vasilko","year":"1999","journal-title":"FPL '99 Proceedings of the 9th International Workshop on Field-Programmable Logic and Applications"},{"year":"0","key":"8"}],"event":{"name":"2008 International Conference on Reconfigurable Computing and FPGAs (ReConFig)","start":{"date-parts":[[2008,12,3]]},"location":"Cancun, Mexico","end":{"date-parts":[[2008,12,5]]}},"container-title":["2008 International Conference on Reconfigurable Computing and FPGAs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4731750\/4731751\/04731779.pdf?arnumber=4731779","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T11:42:46Z","timestamp":1497786166000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4731779\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,12]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/reconfig.2008.36","relation":{},"subject":[],"published":{"date-parts":[[2008,12]]}}}