{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,14]],"date-time":"2026-02-14T10:31:26Z","timestamp":1771065086470,"version":"3.50.1"},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,12]]},"DOI":"10.1109\/reconfig.2009.28","type":"proceedings-article","created":{"date-parts":[[2010,1,20]],"date-time":"2010-01-20T21:06:20Z","timestamp":1264021580000},"page":"36-41","source":"Crossref","is-referenced-by-count":26,"title":["FPGA Implementations of BCD Multipliers"],"prefix":"10.1109","author":[{"given":"G.","family":"Sutter","sequence":"first","affiliation":[]},{"given":"E.","family":"Todorovich","sequence":"additional","affiliation":[]},{"given":"G.","family":"Bioul","sequence":"additional","affiliation":[]},{"given":"M.","family":"Vazquez","sequence":"additional","affiliation":[]},{"given":"J-P.","family":"Deschamps","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2003.1212858"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2004.1347893"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.2006.354758"},{"key":"ref13","article-title":"Virtex 4 User Guide","year":"2008","journal-title":"Xilinx Inc"},{"key":"ref14","article-title":"XST User Guide 10.1i","year":"2008","journal-title":"Xilinx Inc"},{"key":"ref15","article-title":"ISE 10.1 Documentation","year":"2008","journal-title":"Xilinx Inc"},{"key":"ref16","year":"2008","journal-title":"Xilinx inc Multiplier v10 1 DS255"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.2001.987708"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2009.5388585"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/SPL.2009.4914894"},{"key":"ref5","article-title":"Synthesis of Arithmetic Circuits, - ASIC, FPGA, Embedded Systems","author":"deschamps","year":"2006"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2008.4629931"},{"key":"ref7","article-title":"FPGA Xilinx 6-LUT implementations of BCD adders\/subtractors","author":"vazquez","year":"2009","journal-title":"internal report"},{"key":"ref2","year":"2006","journal-title":"IEEE standard for floating-point arithmetic IEEE Standards Committee"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cdt:20060160"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.2003.1207666"}],"event":{"name":"2009 International Conference on Reconfigurable Computing and FPGAs (ReConFig)","location":"Cancun, Mexico","start":{"date-parts":[[2009,12,9]]},"end":{"date-parts":[[2009,12,11]]}},"container-title":["2009 International Conference on Reconfigurable Computing and FPGAs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5379688\/5381991\/05382024.pdf?arnumber=5382024","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,19]],"date-time":"2017-03-19T01:59:41Z","timestamp":1489888781000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5382024\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,12]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/reconfig.2009.28","relation":{},"subject":[],"published":{"date-parts":[[2009,12]]}}}