{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T02:26:44Z","timestamp":1725503204010},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,12]]},"DOI":"10.1109\/reconfig.2009.34","type":"proceedings-article","created":{"date-parts":[[2010,1,20]],"date-time":"2010-01-20T21:06:20Z","timestamp":1264021580000},"page":"59-64","source":"Crossref","is-referenced-by-count":7,"title":["A FPGA IEEE-754-2008 Decimal64 Floating-Point Multiplier"],"prefix":"10.1109","author":[{"given":"Carlos","family":"Minchola","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gustavo","family":"Sutter","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","article-title":"Decimal multipliers in FPGAs","author":"sutter","year":"2009","journal-title":"internal report"},{"journal-title":"XST User Guide 10 1","year":"2008","key":"ref11"},{"journal-title":"Xilinx Inc Xilinx ISE Design Suite 10 1 Software Manuals","year":"2008","key":"ref12"},{"journal-title":"Xilinx Inc Virtex-4 Libraries Guide for VHDL design","year":"2008","key":"ref13"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2009.28"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.218"},{"journal-title":"Xilinx inc Floating-Point Operator v4 0 Product Specification DS335","year":"2008","key":"ref16"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2003.1212858"},{"journal-title":"IEEE Standard for Floating-Point Arithmetic","year":"2008","key":"ref3"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"195","DOI":"10.1109\/ARITH.2007.6","article-title":"A New Family of High-Performance Parallel Decimal Multipliers","author":"vazquez","year":"2007","journal-title":"18th IEEE Symposium on Computer Arithmetic"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.2006.354758"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2008.4629931"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2007.4601916"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2009.5388585"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.2003.1207666"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/SPL.2009.4914894"}],"event":{"name":"2009 International Conference on Reconfigurable Computing and FPGAs (ReConFig)","start":{"date-parts":[[2009,12,9]]},"location":"Cancun, Mexico","end":{"date-parts":[[2009,12,11]]}},"container-title":["2009 International Conference on Reconfigurable Computing and FPGAs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5379688\/5381991\/05382028.pdf?arnumber=5382028","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,19]],"date-time":"2017-06-19T03:54:56Z","timestamp":1497844496000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5382028\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,12]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/reconfig.2009.34","relation":{},"subject":[],"published":{"date-parts":[[2009,12]]}}}